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ABSTRACT
The current real-time systems course (CS 424) needed to be revamped to in-
corporate current trends in industry and research. Consequently, this would
include incorporating cyber-physical systems (CPS) into a full-fledged course
and laboratory experience. After a first attempt was made, the course still
could have benefited from more structure. This would allow for any class-
room to successfully complete the project, even in the case when all students
have the same background or when they are unfamiliar with hardware de-
sign. The goal would be to create a modular CPS project. This inevitably
would have an added benefit of making the class more palatable for an un-
dergraduate student. This thesis presents the design and implementation
of the system-level simplex implementation of a cardiac pacemaker and the
associated laboratory curriculum to complete this design. The design and
the curriculum not only maintain pace with the current technology, but also,
because of the equipment used and its implementation, remain malleable, as
cyber-physical systems develop.
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CHAPTER 1
INTRODUCTION
In the spring of 2008, Dr. Lui Sha observed that the current real-time sys-
tems course (CS 424) needed to be revamped to incorporate current trends
in industry and research, specifically topics related to cyber-physical sys-
tems. Some of the main ideas were incorporated into the course during that
semester as lectures and a group class project. Most of the implementation
of the project was done collaboratively and the progress that was made owed
greatly to classmates who had experience in many of the areas of interest.
This gave the author a good idea about how to start the process of in-
corporating cyber-physical systems into a full-fledged course and laboratory
experience.
1.1 Motivation
Cyber-physical systems (CPS) refers to the tight conjoining of and coordi-
nation between computational and physical resources. More specifically, this
would focus on cases where physical and software components are deeply
intertwined. Each system can operate on a different spatial and temporal
scale, exhibit multiple and distinct behavioral modalities, and interact with
the other in a myriad of ways that change with context [1]. This definition
and train of thought is one of the main reasons that the National Science
Foundation is focusing research efforts and funding into this area. It is also an
area that industry is beginning to depend on more heavily as convergence of
technology spurs the development of more consumer products and needs. To
prepare students, future researchers, and engineers for the challenges ahead,
academia will need to continue to remain adaptable.
During the initial incorporation of ideas into the CS 424 course, the priority
was on studying key results of real-time computing theory. The course also
1
integrated some of the fundamental results and proofs of real-time computing
theory, for the purpose of gaining understanding and mastery of them. It
introduced the design and integration of a robust system with multi-level
safety requirements. And throughout the entire course, the thread of rate
monotonic scheduling with an emphasis in CPS was present.
This was a helpful experience for many of the students in the course that
were at the graduate level. As mentioned, there was a great deal of advantage
due to the educational and career background of the students in the course.
Some students had extensive training in electronics and hardware design,
while others were more experienced in software implementation. This created
an environment of cooperative design for the course project, a pacemaker.
Freedom in the course was given to design in a process analogous to that
of the industry, but, like most realistic design processes, the goals do not
always line up with the tentative deadline. What the course could have
benefited from was more structure. This would allow for any classroom to
successfully complete the project, even in the case when all students have the
same background or when they are unfamiliar with hardware design. The
goal would be to create a modular CPS project. This inevitably would have
an added benefit of making the class more palatable for an undergraduate
student.
1.2 Existing Systems and Curriculum
The project that was selected was a cardiac pacemaker implementation. This
was the same project that was initially used in the first pass of CS 424 and
was based on the Software Quality Assurance Laboratory (SQRL) Pacemaker
Formal Methods Challenge [2]. The specifications for the challenge [3] include
many general aspects of pacemaker and heart interaction that, depending on
the designer, can be as specific or as general as desired. It is a concrete
example of a system with tight physical resource requirements. This lends
well to incorporating CPS topics.
This challenge approaches the cardiac pacemaker design mainly as a for-
mal methods problem. Of the known authors participating in the problem,
Macedo [4] created an incremental approach to formally describe the pace-
maker and developed a new formal model for it, using this approach. Lee,
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who also had a major focus on formal methods, takes a similar approach to
that taken in this project through the development of a course [5]. It is the
author’s assumption that the course uses the board provided by the SQRL
challenge. In the design for this project, the limitation of only being able to
use the same board that SQRL is using currently was sidestepped, by the use
of an FPGA (field-programmable gate array) board. This type of board has
the advantage of being used as a hardware design that can be changed at any
time and implemented quickly. Furthermore, the incorporation of simplicity
to control complexity [6–9], with an implementation of system-level simplex
[10], was used to create a robust design that could be upgraded in a way that
would not adversely affect the safety of the system and would incorporate
the least amount of time for verification.
The remainder of this thesis presents the design and implementation of
the system-level simplex implementation of a cardiac pacemaker and the
associated laboratory curriculum to complete this design. Chapter 2 will
focus on the blueprint of the course and what students would be expected to
have learned as well as the skills and knowledge that they would acquire.
Chapter 3 will focus on the equipment needed to complete this course as
well as the specific learning modules that correlate with the blueprint out-
line in Chapter 2. Furthermore, Chapter 4 will examine observations and
feedback from students who have taken the course, and in turn introduce
improvements. Chapter 5 will discuss an approach to implementing some of
these improvements. Lastly, Chapter 6 will include a summary and conclu-
sion.
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CHAPTER 2
COURSE GOALS
Many institutions offer computer science as a field of study, and it would be
assumed that there would be commonalities in the skills taught in all the
schools’ programs. However, the specifics of the curriculum of this major
differ from one institution to the next. As a result, it is important to specify
the specific purposes and goals for a course to facilitate its implementation.
2.1 General Objectives
By taking the course that the author describes in this curriculum, CS 598 lrs,
a student would be able to acquire basic hardware design language (HDL)
programming skills in VHDL, including coding structure, data types, op-
erators, attributes, concurrent programming and sequential programming.
In addition, the student would have the freedom to interact with low-level
hardware and software.
At the highest-level, a student should be able to acquire the skills to write
sequential code of the student’s choice that can run the serial port. Before
this code is available, the student should be able to test hardware on the
FPGA (written in VHDL) that interacts with a general serial port protocol
on an OS.
Equally important, a student would acquire basic modeling, validation,
and verification skills. The student would have the ability to achieve this
by using UPPAAL, an integrated tool environment for modeling, validation
and verification of real-time systems modeled as networks of timed automata,
extended with data types (bounded integers, arrays, etc.)[11].
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2.2 Students’ Backgrounds
In general, a student enrolled in this laboratory course should already have a
background in computer science and, in particular, computer programming.
The student should be familiar with the process of creating computer pro-
grams and a design tool set used with C, C++, Java or any other sequential
programming language. Within the language, the student should be able to
recognize and use assignment statements, variables, arithmetic operators, se-
lection structures, looping structures, counters and arrays. Also, the student
should be accustomed to using functions or procedures, and employing file
input/output (i/o). In regards to i/o, it is recommended that the student
have experience with serial programming, but not required.
On the other hand, it is expected that a majority of the students will not
be skillful with:
1. The basics of hardware design using an HDL
2. HDL tools and code structure
3. Concurrent programming in hardware
4. Sequential programming in hardware
5. Model checking and model checking language syntax
6. Model simulation and verification
7. Creating a system-level simplex model
2.3 Lab Modules
The student will acquire these skills in the following learning modules, which
are presented in the flowchart of Figure 2.1. More details about each module
are given in Chapter 3.
• ISE design and synthesis
• Hardware design and tools
• Concurrent programming operators and commands
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• Sequential programming operators and commands
• Signals, variables, and state machines
• UPPAAL model checking and syntax
• UPPAAL simulation verification and design
• Creation of a system-level simplex model of a pacemaker
The equipment, teaching material and lab material to accomplish this goal
are outlined in the next chapter.
Figure 2.1: Flowchart of applicable topics in the course
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CHAPTER 3
COURSE CURRICULUM
3.1 Equipment
The equipment needed to successfully run this lab, and thus achieve the
course objectives, can be split into the categories of hardware and software.
The hardware will be described in this section while the software will be
incorporated within the teaching material. In terms of hardware, the lab re-
quires an FPGA board, a method to program the FPGA board, a null modem
cable to connect an FPGA to a PC for communication, and a PC. Equally
important are the software components, which are the FPGA programming
software, and then OS level access to the serial port of the PC.
3.1.1 FPGA Board
Once it was decided that an FPGA board would provide the most useful
experience for students, the specific board for this course needed to be se-
lected. Moreover, in the original design of the system-level simplex [10],
safety concerns were separated into a safe subsystem, a complex subsystem,
and a decision module. The safe subsystem needed to be housed in the more
reliable system level (the FPGA), and the ML505 Evaluation platform was
a shrewd choice that allowed for ample space for the hardware design to fit
on the Virtex-5 LXT device, which is part of the platform.
In addition, the board contained several peripherals that were necessary
for debugging and for peripheral interaction. This includes one 100 MHz
crystal oscillator socket, used to generate a variety of other clock frequencies
for peripherals. It, also, includes 8 GPIO (general purpose input output) DIP
(dual in-line package) switches which can be used for general user interaction;
16 active-high LEDs; 5 active-high user pushbuttons; a male DB-9 RS-232
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serial port; a System ACE CompactFlash (CF) configuration controller, to
allow a Type I CF card to configure the FPGA; 2 onboard Xilinx XCF32P
Platform Flash configuration storage devices as another option to configure
the FPGA; a JTAG configuration port which can be used to configure the
FPGA, as well as debug it; a PCI Express Interface; and over 30 other
peripheral connections. The full ML505 Evaluation Platform User Guide
is available through the manufacturer of the FPGA Xilinx [12]. Figure 3.1
shows a top view of the ML505 evaluation platform FPGA. Figure 3.2 shows
the bottom view with a 128 MB CF card inserted. Lastly, Figure 3.3 shows
the top side of which has a serial port that will connect to a null modem
cable.
Figure 3.1: Top view of the ML 505 evaluation platform
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Figure 3.2: Bottom view of the ML 505 evaluation platform
Figure 3.3: Side view of the ML 505 evaluation platform showing the serial
port
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3.1.2 Null Modem Cable, PC and Software
Outside of the FPGA, a null modem cable would be needed to connect a PC
to an FPGA. This further gives the student the ability to learn and implement
a system-level simplex model for a cardiac pacemaker, by serving as a way to
separate the complex subsystem on a PC from an FPGA, which houses the
safe subsystem. If, during the operation of the pacemaker, the serial cable is
cut, or if the complex subsystem is not functional, then the safe subsystem
should still be functional. This would effectively keep a patient alive. A cable
with two female connectors, or specifically the null modem cable, had to be
used because most PCs that are equipped with RS-232 ports are equipped
with a male connector and the FPGA also has a male connector. Figure 3.4
shows a null modem cable.
Figure 3.4: RS-232 null modem cable serial port
3.2 ISE Design and Synthesis
Since the FPGA that was used was a Xilinx targeted design platform, the ISE
Design Suite was used as a tool to program the boards. PC Linux was used
as the PC operating system because a student would be able to program the
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serial port at the user level without too much of a change to the OS settings.
A PC running CentOS 5 was used, though any version of Linux compatible
with the Xilinx ISE Design Suite would suffice.
Within the first module of the course, the student was immediately encour-
aged to refer to the cyber-physical systems lecture material that was created
by the author (Appendix B), based on material in Pedroni’s text [13] and
the Xilinx ML505 evaluation platform user manual.
The first of the lecture material, Introduction to VHDL, introduces the
student to the VHDL language and programming techniques and synthesis,
implementation, and physical realization.
3.2.1 VHDL Language and Programming Techniques
Teaching Material
To have a proper understanding of the design, one must have an introductory
understanding of hardware design on FPGAs. Hardware can be built at many
levels, including the transistor-level, logic gate level, RTL (register transfer
level) and behavioral level. To build hardware on an FPGA a student will be
using an HDL (hardware description language). It can be used to describe
all of the levels mentioned above and at the behavioral level it resembles a
procedural programming language like C.
On the other hand, HDLs have one intrinsic difference from a language
like C. HDLs are intrinsically concurrent, while C is intrinsically sequential.
An example of this can be seen in the code below:
A <= ’ 1 ’ ;
B <= ’ 1 ’ ;
D <= ’ 0 ’ ;
E <= ’ 0 ’ ;
C <= A and B;
C <= D and E;
If we define the “<=” symbol, as an assignment operator and use the
and as the logical and operator, a reader may assume this would result in
the value of C becoming ’0’, but instead what would result in this attempt
would be a diagram that looks more like that of Figure 3.5.
11
Figure 3.5: Concurrency example
The diagram shows how this assignment operator actually looks more like
a wire connection than the assignment of a value and, depending on the
engine used to synthesize this code, it may result in an error.
3.2.2 Synthesis, Implementation, and Physical Realization
Teaching Material
To the student, synthesis, implementation, and physical realization is analo-
gous to the process of compilation of C code. Once the HDL code is written,
synthesis occurs to convert the high-level behavioral level code to RTL com-
ponents and a netlist. During the implementation process, this netlist is
optimized, so that mapping and placement and routing can occur. Lastly,
during the physical realization process, a bitstream file is created and the
FGPA is physically programmed to employ the design that was coded.
Of the HDLs that are available, Verilog and VHDL are the most popular
and both are supported by the Xilinx software available to program the
board. Hardware models can be implemented with the same amount of
efficiency with either language [14], so the choice was not based upon either
language’s inherent capabilities. VHDL was chosen because of the author’s
familiarity with the language, and the availability of resources for teaching
the language, specifically the text by Pedroni [13], on which the HDL teaching
material was heavily based. Lastly, the lecture material that introduces the
information above is available in Appendix B.1.
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3.2.2.1 VHDL Code Structure
To explain the main ideas behind the structure of VHDL code, the example of
an implemented D flip-flop was used in the PowerPoint slides prepared for the
course. Its truth table is in Table 3.1, while its black-box diagram including
inputs and outputs is in Figure 3.6. Lastly, the code used to generate a
physical realization on the ML505 is in the following code:
1 LIBRARY IEEE ;
2 USE IEEE . STD LOGIC 1164 .ALL;
3 USE IEEE . STD LOGIC ARITH .ALL;
4 USE IEEE .STD LOGIC UNSIGNED.ALL;
5
6 ENTITY f l i p f l o p IS
7 PORT ( d : IN STD LOGIC;
8 c l o ck : IN STD LOGIC;
9 r e s e t : IN STD LOGIC;
10 q : OUT STD LOGIC;
11 l ed d : OUT STD LOGIC
12 l e d r e s e t : OUT STD LOGIC
13 l e d o f f : OUT STD LOGIC VECTOR
14 (9 DOWNTO 0 ) ) ;
15 END f l i p f l o p ;
16
17 ARCHITECTURE Behaviora l OF f l i p f l o p IS
18 BEGIN
19 l ed d <= d ; −− Input button LED
20 l e d r e s e t <= r e s e t ;
21 l e d o f f <= 0 0 0 0 0 0 0 0 0 0 ;
22
23 PROCESS ( c lock , r e s e t )
24 BEGIN
25 IF ( r e s e t = ’1 ’ ) THEN
26 q <= ’ 0 ’ ;
27 ELSIF ( c lock ’ event and c l o ck = ’1 ’ ) THEN
28 q <= d ;
29 END IF ;
13
30 END PROCESS;
31 END Behaviora l ;
Table 3.1: D flip-flop truth table
CLK D Q Qprev
Rising Edge 0 0 X
Rising Edge 1 1 X
Non-rising Edge X X Qprev
Figure 3.6: D Flip-flop diagram
The PowerPoint slides in Appendix B.2 go into detail explaining the three
main sections of VHDL necessary to code. First, the LIBRARY section
declares the package names and parts used in a design. Then, the ENTITY
section specifies the input and output ports to that design. And finally, the
ARCHITECTURE section explains how the block functions.
3.2.3 Laboratory Learning Reinforcement
To reinforce the knowledge the student absorbs in the first module, the stu-
dent would be assigned a lab that would give them of a tutorial of the the
process of physically realizing the D flip-flop on the ML505 board. An lab
example of this is available in Appendix A.1.
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3.3 Hardware Design and Tools Teaching Material
Now having a grasp of using the tool set with a directed exercise, the student
must learn more about the details of VHDL and its data types and operators
in order to have a greater understanding of the material.
The student is then introduced through the lecture in Appendix B.3 to
the specific VHDL data types that will be emphasized in the course. Since
there are a large number of types, only a subset is covered within the lecture
material. In addition, the student is given examples of the different oper-
ators and attributes that are available in the language. As in the previous
section, there is emphasis on showing the difference between concurrent and
sequential code because it is assumed that the student is more familiar with
the latter. Lastly, the lecture in Appendix B.3 will motivate and describe
GENERIC, which can be used to specify parameters and allow a design to
be used with a variable number of inputs.
3.4 Concurrent Programming Operators and
Commands Teaching Material
With the last lecture in mind, the student will move away from the part of
VHDL that deals more with the syntax, to the part that deals more with
implementation, specifically, concurrent implementation that is unfamiliar to
the student. In the lecture in Appendix B.4, the student will be introduced
to a multiplexor, a data selector that chooses a singular input from a choice
of multiple inputs to display at the output. With this example they will be
able to learn how to use operators concurrently. Then, the student will learn
about the WHEN statement (a concurrent command that is analogous to a
sequential CASE statement) and then move from a multiplexor implementa-
tion with only operators to a multiplexor implementation using WHEN. The
lectures would compare and contrast the two so that the student would be
challenged to think of cases where each option would be a better choice in im-
plementing hardware. After that example the student would be introduced
to the GENERATE statement which is analogous to a looping statement,
as well as the BLOCK statement which can visually partition the code the
student is actualizing.
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3.5 Sequential Programming Operators and
Commands Teaching Material
Once competent in the material presented within the concurrent code lec-
ture, the student would quickly move on to sequential coding. This will be
deceptive, initially, because the student will be familiar with most of the com-
mands that are used, such as the IF statement, CASE statement, and LOOP
statement. However, in the introduction to this section it should be empha-
sized that “sequential” code can only be run in certain sections, like within
a PROCESS, and is still technically run concurrently with all other code. A
specific example should be used to show that, similar to the presentation of
the lecture in Appendix B.5.
3.5.1 Laboratory Learning Reinforcement
To reinforce the knowledge the student absorbs in these modules, the stu-
dent will be given a lab where they must implement a priority encoder. An
initial description of a non-priority encoder would be presented in the lab,
so the student would know what to build upon. With the knowledge gain
from the previous three lectures, the student would be tasked to implement
the encoder using operators, concurrent programming techniques, and se-
quential programming techniques. An an example of an appropriate lab is
in Appendix A.2.
3.6 Signals, Variables, and State Machines Teaching
Material
In the final VHDL-specific lecture, the student should learn any of the areas
of VHDL that were not covered previously, such as more specifications on how
to use a CONSTANT, SIGNAL, and VARIABLE. Without having learned
about the usage of both sequential and concurrent techniques, the student
would not be able to have as firm a grasp on these types, especially because a
VARIABLE is only used in specific contexts of sequential programming and a
SIGNAL can be used in both sequential and concurrent programming. Lastly
the student would be presented with a method to construct state machines in
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VHDL. This will serve not only as a capstone to the student’s knowledge of
the language, but also as a bridge to the UPPAAL section which incorporates
state machines. An example of this can be seen in the lecture in Appendix
B.6.
3.6.1 Laboratory Learning Reinforcement
This laboratory experience should actually serve two purposes. One would be
to allow the student to increase proficiency in VHDL, using state machines,
and also to introduce the student to more details about the constraints of
the system-level simplex cardiac pacemaker model that is the final project.
An an example of an appropriate lab is in Appendix A.3.
3.7 UPPAAL Model Checking and Syntax
3.7.1 Teaching Material
As in many cases in academia, teaching material may be compiled from mul-
tiple sources. In this case an already existing lecture on UPPAAL originally
presented by Hadiyono et al. [15] was slightly edited and used in order to give
the student a firm grasp of the introductory material. The lecture included
an introduction to UPPAAL which, as mentioned previously, is an integrated
tool environment for modeling, validation and verification of real-time sys-
tems modeled as networks of timed automata, extended with data types
(bounded integers, arrays, etc.). Also, UPPAAL was developed in collabora-
tion with the Department of Information Technology at Uppsala University,
Sweden, and the Department of Computer Science at Aalborg University in
Denmark [11].
The presentation is used to introduce its features and interfaces, which
include an editor, simulator, and verifier. The design model included three
types: locations, which were the control nodes of the UPPAAL process; edges,
which were the connecting lines between the locations; and nails, which were
extra vertices on an edge used to curve or stretch an edge.
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3.7.2 Laboratory Learning Reinforcement
To reinforce this information the student would be encouraged to go through
the tutorials provided with the UPPAAL software [11]. In addition to this,
the student would continue the implementation of the system-simplex model
by focusing on the serial communication portion of the design. An an example
of an appropriate lab is in Appendix A.4.
3.8 UPPAAL Simulation Verification and Design
3.8.1 Teaching Material
The lecture in the previous section was continued to present a more in depth
introduction to the variables and specific query language which is used within
UPPAAL. Of the variables used, there are four types. Two types, Integer
and Bool, are the same types that are used in C or C++. However, the two
other types, Clock and Channel, are introduced in UPPAAL and reviewed in
the lecture. Lastly, the students would be introduced to the query language
of UPPAAL and given several examples of how it can be utilized. The edited
lecture is in Appendix B.6.
3.8.2 Laboratory Learning Reinforcement
This portion can be reinforced by assigning the student to implement a UP-
PAAL model of their system-level simplex cardiac pacemaker. This would
not be collected immediately, but instead would be a portion of the final
project for the course which would also be assigned at this time. An an
example of an appropriate lab is in Appendix A.5.
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CHAPTER 4
OBSERVATIONS
As originally designed, the laboratory curriculum was divided into five bi-
weekly labs that allowed students to acquire sufficient understanding of FPGA,
and the VHDL language. The labs were due during periods called on-lab
weeks. The off-lab weeks, in which labs were not due, were focused on ma-
terial to prepare the student for the on-lab weeks in the form of lecture
material. However, the lectures were not actually presented during these
off-lab weeks. Instead, reviewing and studying the lecture material was the
students’ responsibility. In fact, a similar process is used in the dissemination
of information in some on-line courses [16]. But at the same time, popular
pedagogy for this method suggests either incorporating a set of notes to ac-
company the lecture or audio/video accompaniment. These could be added
in the future, especially as some courses begin to make the transition to the
internet. Furthermore a description of the possibility of the entire curricu-
lum’s feasibility for on-line learning is described in Appendix C.
Overall, there were two main suggestions from students on improvement
for the course. One was based upon the laboratory learning reinforcement.
Students suggested that it would be more beneficial if there were more labs,
so that he or she would receive more experience with the FPGA. Examining
the material as a whole, the break between lab 2 and lab 3 seemed to the
be the section where most students had difficulty, so in the future it may be
helpful to change the 5 bi-weekly labs to 10 weekly labs. More description of
an approach to implement this schedule is in Chapter 5.
The other suggestion was based upon the logical ordering of the lectures
and labs. Since model checking is a process that should be done before
the design and implementation process takes place, the students suggested
that the model checking and UPPAAL would come before working with the
VHDL portion of the material. By doing this, students would have been
able to check and verify a model before building it. In addition, this would
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give the student further opportunity to apply model verification with the
final model created by the student. During implementation of the course,
the student was instead already at the point of implementing their design
when they arrived at the point of model checking and thus their model was
influenced by what they already implemented. On the whole, whenever a new
course is introduced there are many aspects that are positive and beneficial
to a student, but there is always room to improve during the next iteration.
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CHAPTER 5
IMPROVEMENTS
As originally designed, the laboratory curriculum was divided into five bi-
weekly labs that allowed students to acquire sufficient understanding of FPGA
and the VHDL language; however, it is possible, with some splitting and some
addition, to convert this into a curriculum with 10 weekly labs.
One such approach would first include adding two additional UPPAAL labs
in the beginning of the curriculum. The purpose of these additions would
be to address an issue concerning the logical ordering of the material. These
two labs would be adapted directly from the documentation and tutorials
that come from the UPPAAL software [11].
In the documentation [17], there are two included examples. The first
lab can be adapted directly from the first example. This example is of a
train-gate. It is used to control access to a bridge at several times. In the
process of learning the software this would be a good example for students
to familiarize themselves with the software.
The second lab would be to continue to make changes to the train-gate
example. The documentation explains the ideas of variable reduction and
synchronous value passing. At this stage the student would be assigned with
implementing both within the train-gate example. This would help in their
late implementation of the final class project.
After adding these labs, it would be equally important to split the first lab
into two labs. The original lab example, in Appendix A.1, has five sections.
The first two sections involve writing code and implementing the code with-
out any error. This could be the new third lab. The latter three sections of
that original section would then be put into the new fourth lab.
The second original lab example, in Appendix A.2, assigns the students
with three tasks. The first two tasks require the use of concurrent program-
ming techniques while the last task requires using sequential programming
techniques. Therefore, this lab is a good candidate for splitting. The first
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two sections would be the new fifth lab. The new sixth lab would be the last
section. To lengthen the experience in this sixth lab, the student would be
assigned either to have two implementations of their sequential code or to
add the sequential implementation of another component, such as a parity
encoder. Pedroni’s text [14] has a good example of a description of the parity
encoder, but otherwise any example with similar level of difficulty would be
sufficient.
The third original lab example, in Appendix A.3, assigns the student the
tasks of implementing a decision module, implementing a simple controller,
and then lastly, integrating the two. This lab would be a good candidate to
split because during this section of the course it would be beneficial for the
student to work on the model that will be verified in the final project in ad-
dition to starting the process of their final implementation. Accordingly, the
new seventh lab should assign the student the tasks of building a verification
model for the decision module and also building an implementation based on
this. The new eighth lab would similarly assign the verification model and
the implementation of a simple controller. To conclude the lab experience
for the student, the original lab examples in Appendices A.4 and A.5 would
be used as the new ninth and tenth labs, respectively.
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CHAPTER 6
SUMMARY AND CONCLUSIONS
In summary, the author presents a laboratory course curriculum in cyber-
physical systems. This is done presenting the design and implementation of
a the system-level simplex implementation of a cardiac pacemaker and the
associated laboratory curriculum to complete this design. As technology and
computer science evolve, it becomes more important to keep up with the
world an stay relevant. The curriculum not only maintains pace with the
current technology, but also, because of the equipment used and its imple-
mentation, is able to remain malleable, as cyber-physical systems develop.
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APPENDIX A
SAMPLE LABORATORY EXPERIMENTS
A.1 Assignment #1: ISE Design and Synthesis of a D
Flip-Flop
A.1.1 Introduction
XiIinx ISE 11.1 is a comprehensive synthesis and implementation environ-
ment for Xilinx programmable devices. The Xilinx ISE Simulator (ISim)
is a Hardware Description Language (HDL) simulator that enables you to
perform functional and timing simulations for VHDL, Verilog and mixed
language designs. ISE is employed for circuit synthesis and design imple-
mentation, while ISim is used for simulation.
Xilinx ISE 11.1 WebPack, with the ISE simulator included, can be down-
loaded free from www.xilinx.com. This is a very brief tutorial, which is
divided into five parts:
1. Entering VHDL code
2. Synthesis and implementation
3. Creating testbenches
4. Simulation (with ISim)
5. Physical realization
A.1.2 Entering VHDL Code
In this section you will enter the code that will be used to create your design.
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1. Launch ISE 11.1 Project Navigator and a screen like that of Figure A.1
will be displayed, by typing on the prompt: ise
Figure A.1: Project Navigator screen
2. Start a new project (File -> New Project). The dialog box of Figure
A.2 will be shown. In the Project Name field, type the name of the
ENTITY of the VHDL code to be entered (‘flipflop’, in this example).
In the Project Location field, choose the working directory. Finally,
select HDL as the top level module type. Click on Next.
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Figure A.2: Create New Project dialog box
3. In the dialog box of Figure A.3, select the Family (Virtex5), Device
(XC5VLX50T), Package (FF1136), and speed (-3). Then select XST
(Xilinx Synthesis Technology) as the synthesis tool, ISE Simulator as
the simulator, and VHDL as the language. Click on Next.
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Figure A.3: Device Properties dialog box
4. Click on New Source in the dialog box of Figure A.4.
5. In the dialog box of Figure A.6, select VHDL Module, then type the file
name (“flipflop.vhd,” in this example), and choose its location. Click
on Next. Now fill in the information for the inputs and outputs as
in Figure A.5. Remember to select bus in the checkbox for the led off
signal. When you are finished click on Next and then Finish and choose
‘yes’ when prompted to create the file.
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Figure A.4: Create New Source dialog box
Figure A.5: New Source Wizard define module box
6. Click on Next, Next again and Finish (until the Project Navigator is
displayed, again). Double click on ‘flipflop’ in the source window (to
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the upper left) to open your file in the text editor similar to Figure A.7.
Figure A.6: Select Source Type dialog box
7. Enter your VHDL so that the ARCHITECTURE of your ‘flipflop’
matches the code below ( and in Figure A.7) and save it. The project
is now ready to be synthesized.
1
2 ARCHITECTURE Behaviora l OF f l i p f l o p IS
3
4 BEGIN
5
6 l ed d <= d ;
-- Input button LED
8 l e d r e s e t <= r e s e t ;
-- Input reset
10 l e d o f f <= ” 0000000000 ” ;
-- Connected to led’s the need to be off by default;
12 process ( c l o ck )
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13 begin
14 i f ( r e s e t = ’1 ’ ) then
15 q <= ’ 0 ’ ;
16 e l s i f ( c lock ’ event and c l o ck = ’1 ’ ) then
17 q <= d ;
18 end i f ;
19 end process ;
20
21 END Behaviora l ;
Figure A.7: Project Navigator with ISE Text Editor open
A.1.3 Synthesis and Implementation
The Synthesis and Implementation describes a process that is similar to
“compiling” your code. Instead your are synthesizing your design and im-
plementing it so that a placement and routing can be created based on your
specific board design.
1. To begin, in the Processes window (below the Sources window in the
bottom left), select Synthesize-XST. Then go to Process -> Properties.
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The box of Figure A.8 will be shown. Select Optimization Goal = Area
(in the drop-down menu) and Optimization Effort = Normal (in that
drop-down menu), then click on OK.
Figure A.8: Synthesis options
2. To synthesize the design, select either Process -> Run, or double-click
on Synthesize-XST. However, if desired, the syntax can be checked
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before synthesis is invoked. Just click on the “+” sign before the
word Synthesize-XST to expand it (see Figure A.9) and double-click
on Check Syntax.
Figure A.9: Processes window
3. After synthesis is concluded, view the synthesis report. Double-click
on View Synthesis Report, under Synthesize-XST, in the Processes for
Source window (Figure A.9). A section of such a report is presented in
Figure A.10. Check, for example, the number of flip-flops inferred by
the compiler.
4. Check also the RTL (Register Transfer Level) diagram. Double-click
on View RTL Schematic, under the Synthesize-XST directory. The
diagram of Figure A.11 will be presented.
5. Now on to implementation. Close the RTL Schematic and double-click
on the Implement Design option in the Processes for Source window
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(Figure A.9).
6. After the implementation is concluded, you should be ready to create
a testbench for your design.
Figure A.10: Synthesis Report sample
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Figure A.11: RTL schematic
A.1.4 Creating Testbenches
During this step you will be setting up testing for your simulation, that you
will perform next.
1. Make sure that the ‘flipflop’ chosen in the Sources window and then
choose Project -> New Source. This time choose the file type to be
VHDL Test Bench and name your file “flipflop tb” and click next.
2. In next window in the wizard choose ‘flipflop’ to associate your new
source with the previous ‘flipflop’ source (as in Figure A.12) and click
next and finish.
34
Figure A.12: Associate Source window
3. At this point a test bench file should be created which is displayed on
the right. Insert code into the section that reads “insert stimulus here”
and comment out the “wait for 100ns” as in the code below or in Figure
A.13.
1 s t im proc : process
2 begin
-- hold reset state for 100ms.
-- wait for 100ms;
4 wait for c l o c k p e r i o d ∗10 ;
– insert stimulus here
6 d <= ’ 1 ’ ;
7 wait for 70 ns ;
8 r e s e t <= ’ 1 ’ ;
9 wait for 70 ns ;
10 r e s e t <= ’ 0 ’ ;
11
12 wait ;
13 end process ;
35
Lastly, change the clock period to match that of your FPGA by chang-
ing the line that reads: “constant clock period : time := 1us;” to “con-
stant clock period : time := 30.3ns;”
Figure A.13: VHDL Test Bench
A.1.5 Simulation (with ISim)
Having finished creating the testbench, ISim can now be invoked to perform
the simulation. Indeed, several levels of simulation are available. In this
lab we will focus on the Behavioral simulation (which is used for logical and
timing verication).
1. In the Sources window, change the drop-down menu from Sources for
“Implementation” to sources for “Behavioral Simulation.” Then select
the vhdl testbench file (“flipflop tb.vhd”). Expand Xilinx ISE Simula-
tor and you should notice then the two options available under Xilinx
ISE Simulator in the Processes for Source window (Figure A.14).
2. Double-click on Simulate Behavioral Model. The ISim graphical user
interface (GUI) (Figure A.15) will appear shortly after the design is
successfully parsed and compiled. Examine whether your project works
36
as expected (from a logical point of view). When you are finished, close
the simulation window.
Figure A.14: Processes window
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Figure A.15: ISim GUI
A.1.6 Physical Realization
Now that we have written code, synthesized, and simulated it, we need to
load our program to the FPGA to verify the simulation matches the imple-
mentation.
1. Click on the Sources tab in the Sources window, and change the Sources
for dropdown from “Behavioral Simulation” back to “Implementation”.
2. A constraints file is needed in order to match the inputs and outputs
of your module to that of the fpga. A ucf file has been provided with
this tutorial. Place this, “flipflop.ucf” into your project directory. Go
to Project -> Add Source and choose the “flipflop.ucf” file included.
You should now see it as one of your sources as in Figure A.16.
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Figure A.16: Sources with “flipflop.ucf” added
3. Make sure that “flipflop.vhd” is chosen and in the Processes window
expand Configure Target Device. Finally, double click Generate Target
PROM/ACE file.
4. After it is done, the window for the iMPACT configuration and pro-
graming tool should appear. Choose the radial button to Prepare a
System ACE file (Figure A.17) and click Next.
5. Verify that the the radial button for Novice is chosen for the Operating
Mode (Figure A.18) and click Next.
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Figure A.17: iMPACT
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Figure A.18: Operating Mode
6. On the System ACE Compact Flash Size page choose 128 Mbits for the
card Size and leave the Reserved Space as 0 (Figure A.19) and click
Next.
7. On Name and Location screen you can keep the name “Untitled” or
rename the folder where you ace file will be produced. The default
location for this folder will be within the same directory of your project,
unless changed. After deciding click next.
8. On the Configuration Address and Design Name Screen you can decide
which configuration address you want your project loaded from. There
are up to 8 (0 through 7). For this one choose 0 and keep the default
name (as in Figure A.20) and click next and finish until done.
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Figure A.19: Compact Flash Size
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Figure A.20: Configuration Address and Design
9. Click Ok on the Add Device pop-up screen and choose “flipflop.bit”
and click open. Click No on the next screen. You should now have
a SystemAce window that has a picture of your Compact Flash (CF)
Card and the bitstream produced for your FPGA (Figure A.21).
10. On this last screen Right Click on the the Xilinx component labeled
“flipflop.bit” and click on Generate File in the submenu. Click on OK
in the pop-up.
11. When this is done “ACE File Generation Succeeded” should appear
and you now have an ace file in the directory where your project is
located. This file is located within your directory in Untitled -> rev0
-> rev0.ace
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Figure A.21: SystemAce window
12. The last thing you have to do is put rev0.ace on the CF Card. Delete
all files previously on the CF card and then copy your new rev0.ace file
on the card with a CF card reader.
13. Place the CF card in the Card reader slot of the FPGA as in Figure
A.22.
14. Set the DIP switches of SW3 (shown in Figure A.23) to 00010101. This
is allows the FPGA to automatically load the correct configuration.
15. Turn on the FPGA using the SW1 (the top right switch on Figure
A.24).
16. Use the switches of SW8 (bottom left of Figure A.24 and the adjacent
push buttons to view the behavior of the flipflop in the leds.
More information about the ML505 FPGA can be found at:
www.xilinx.com/support/documentation/boards and kits/ug347.pdf
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Figure A.22: Bottom of FPGA
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Figure A.23: Top of FPGA (upper left)
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Figure A.24: Top of FPGA (in entirety)
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A.2 Assignment #2: The Synthesis and Simulation of
a Priority Encoder
A.2.1 Introduction
Figure A.25: Encoder
The top-level diagram of an n-by-m encoder is shown in Figure A.25. We
assume that n is a power of two, so m = log2n. One and only one input bit is
expected to be high at a time, whose address must be encoded at the output.
Two solutions are presented, one using WHEN / ELSE, and the other with
WITH / SELECT / WHEN. (Note: Just like in your text editor comments
are in green.)
1 −−−−− So lu t i on 1 : with WHEN/ELSE −−−−−−−−−−−−−
2 LIBRARY i e e e ;
3 USE i e e e . s t d l o g i c 1 1 6 4 . a l l ;
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 ENTITY encoder IS
6 PORT ( x : IN STD LOGIC VECTOR (7 DOWNTO 0 ) ;
7 y : OUT STD LOGIC VECTOR (2 DOWNTO 0 ) ) ;
8 END encoder ;
9 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
10 ARCHITECTURE encoder1 OF encoder IS
11 BEGIN
12 y <= ”000” WHEN x=”00000001” ELSE
13 ”001” WHEN x=”00000010” ELSE
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14 ”010” WHEN x=”00000100” ELSE
15 ”011” WHEN x=”00001000” ELSE
16 ”100” WHEN x=”00010000” ELSE
17 ”101” WHEN x=”00100000” ELSE
18 ”110” WHEN x=”01000000” ELSE
19 ”111” WHEN x=”10000000” ELSE
20 ”ZZZ” ;
21 END encoder1 ;
22 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1 −−−− So lu t i on 2 : with WITH/SELECT/WHEN −−−−−−
2 LIBRARY i e e e ;
3 USE i e e e . s t d l o g i c 1 1 6 4 . a l l ;
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 ENTITY encoder IS
6 PORT ( x : IN STD LOGIC VECTOR (7 DOWNTO 0 ) ;
7 y : OUT STD LOGIC VECTOR (2 DOWNTO 0 ) ) ;
8 END encoder ;
9 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
10 ARCHITECTURE encoder2 OF encoder IS
11 BEGIN
12 WITH x SELECT
13 y <= ”000” WHEN ”00000001” ,
14 ”001” WHEN ”00000010” ,
15 ”010” WHEN ”00000100” ,
16 ”011” WHEN ”00001000” ,
17 ”100” WHEN ”00010000” ,
18 ”101” WHEN ”00100000” ,
19 ”110” WHEN ”01000000” ,
20 ”111” WHEN ”10000000” ,
21 ”ZZZ” WHENOTHERS;
22 END encoder2 ;
23 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
Notice that the code above has a long list of lines (lines 12-20 in solution
1, lines 13- 21 in solution 2). The situation becomes even more cumbersome
when the number of selection bits grows. In such a case, the GENERATE
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statement can be employed.
Simulation results (from either solution) are shown in Figure A.26.
Figure A.26: Encoder simulation results
A.2.2 Priority Encoder
For this lab you have three tasks.
1. Figure A.27 shows the top-level diagram of a 7-level priority encoder.
The circuit must encode the address of the input bit of highest order
that is active. 000 should indicate that there is no request at the input
(no bit active). Write three solutions for this circuit:
(a) Using only operators;
(b) Using WHEN/ELSE (simple WHEN);
(c) Using sequential coding techniques.
2. Produce a testbench demonstrating the input trace below and simulate.
3. Load your code onto the FPGA and demonstrate it working.
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Figure A.27: Priority Encoder
51
A.3 Assignment #3: Implementing a Decision Module
and Safety Controller
A.3.1 Introduction
Figure A.28: Pacemaker demo
The top-level diagram of our pacemaker design is shown in Figure A.28.
The left side will me implemented on a PC (the portion that is the Com-
plex Controller or High Performance Controller) and the right side will be
implemented on an FPGA. This contains the portion that should be the
High Assurance Control System. We have seen that we want the High As-
surance portion of a design to be well established, fault tolerant and have a
certified OS kernel, but in our design we are taking this idea a step further
to require that it is implemented in hardware. This idea is the same as in
the system-level simplex paper [10], where the more safe subsystem should
be implemented on technology that is stripped of an OS that may not be
verified. In this lab you will have two task modules.
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1. The decision module
2. The simple controller module
3. Integration
A.3.2 The Decision Module
The decision module, will be used to choose between a heart rate produced
from a complex controller which will be used to maintain a nonstandard heart
rate (during exercise and other movement) or a simple controller which is
used to keep a resting rate (or intrinsic rate) that will keep the person alive.
Some important inputs to the decision module are the simple rate, com-
plex rate, and use rate adaption (a binary value used to determine if you are
choosing to use the complex rate at all).
The complex rate should be selected as output when three things hold
true:
1. The complex rate is being used.
2. It is within an acceptable range (between the upper and higher limit).
3. It is within an accetable change in slope that won’t cause the patient
to have problems.
Otherwise, you should choose the simple rate.
The slope range that won’t cause a patient to have problems is defined as:
1. The rate can be no smaller than if the change in decay slope divided by
the change in sample per second is subtracted from the intrinsic rate.
2. The rate must be no larger than if the attack slope divided by the
change in samples per second is added to the intrinsic rate.
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A.3.3 The Simple Controller
The simple controller module will be used to maintain a heart rate suitable
to keep a person alive. Similar to the decision module certain rules will apply
every clock cycle:
If the intrinsic rate becomes less than the maximum decay subtracted from
the base rate, then assign the base rate as the new simple rate. Otherwise
you want the simple rate to always maintain the value of the maximum decay
subtracted from the intrinsic rate.
A.3.4 Integration
In a separate document we will detail how to integrate these two modules
into an ISE project using components and port maps essentially to connect
wires, as well as how to demonstrate the correctness of your design.
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A.4 Assignment #4: Implementing Serial
Communication
A.4.1 Introduction
Figure A.29: Pacemaker demo
The top-level diagram of our pacemaker design is shown in Figure A.29. The
left side will me implemented on a PC (the portion that is the Complex
Controller or High Performance Controller) and the right side will be im-
plemented on an FPGA. This contains the portion that should be the High
Assurance Control System. We have seen that we want the High Assurance
portion of a design to be well established, fault tolerant and have a certi-
fied OS kernel, but in our design we are taking this idea a step further to
require that it is implemented in hardware. This idea is the same as in the
system-level simplex paper [10], where the more safe subsystem should be
implemented on technology that is stripped of an OS that may not be ver-
ified. In this lab you will focus on the the communication that must occur
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between the two modules. Specifically it will be:
1. The Serial Communication Module (HW)
2. The Serial Communication (SW)
A.4.2 Serial Communication One: The Serial Communication
Module (HW)
The RS-232 (Recommended Standard 232) is a full duplex-device using a
serial protocol. The description below will be a summary of what’s contained
in online resources. For more examples of this you can check:
“http://www.fpga4fun.com/SerialInterface.html”
The serial communication module on the ML505 will be used for both
sending and receiving data to a PC. The two major components of this are the
RS-232 receiver (commonly referred to as RX) and the RS-232 transmitter
(commonly referred to as TX).
This is asynchronous implementation (e.g., UART, character by character),
meaning that no clock signal is transmitted along the data, though a clock
may still be used. The receiver has to have a way to “time” itself to the
incoming data bits.
In the case of RS-232, that’s done this way:
1. Both sides of the cable agree in advance on the communication parame-
ters (speed, format, etc.). That’s done manually before communication
starts.
2. The transmitter sends a “1” when and as long as the line is idle.
3. The transmitter sends a “start” (a “0”) before each byte transmitted,
so that the receiver can figure out that data is coming.
4. After the “start”, data comes in the agreed speed and format, so the
receiver can interpret it.
5. The transmitter sends a “stop” (a “1”) after each data byte.
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Figure A.30 shows an example of the transmission of the byte 0x55.
Figure A.30: Byte 0x55
Byte 0x55 is 01010101 in binary. But since it is transmitted LSB (bit-0)
first, the line toggles like that: 1-0-1-0-1-0-1-0.
Figure A.31 shows another example.
Figure A.31: Byte 0xC4
Here the data is 0xC4. Can you see it? The bits transitions are harder to
see. That illustrates how important it is for the receiver to know at which
speed the data is sent. The speed is represented by a baud rate (bits-per-
second) and unfortunately they cannot be arbitrarily chosen, but are usually
restricted to a set of standard rates:
1. 1200 bauds
2. 9600 bauds
3. 38400 bauds
4. 115200 bauds (usually the fastest you can go)
For the first part of the lab you will have to implement the VHDL code
(HW) for the serial communication. In the second part, you will implement
the software side.
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A.4.3 Transmitter Implementation (HW)
Figure A.32: Receiver Diagram
Figure A.33: Transmitter Diagram
Figures A.32 and A.33 show both the transmitter and receiver portion of the
FPGA. This also hints at the the implementation of them. For this lab given
the code for a RS-232 receiver you are tasks with 2 things:
1. Write the code for the transmitter.
2. Implement it in a design and that prints the word “beat” every second.
To do this you will have to use an ASCII table ( Such as the one
available here: http://www.asciitable.com/). Keep in mind that each
character is a byte.
3. No testbench is required for this lab.
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A.5 Assignment #5: A System-Simplex
Implementation of a Pacemaker
A.5.1 Introduction
Figure A.34: Pacemaker demo
As stated earlier in the course, one of the main goals in the course was to
create a pacemaker demo, as seen in Figure A.34. To sum up your experience,
thus far you have learned and used concurrent programming techniques with
VHDL, developed the part of the decision module, and safety controller for
the pacemaker, and you have developed part of the serial communication on
the FPGA (by testing sending data, but you should also be able to receive).
The final part of this project is the part in which you will have the most
freedom.
You have to come up with complex rates that will be set based upon the
current heart rate and the type of state the person currently is in (i.e. their
accelerometer reading).
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For example your rates could be:
0. resting 60 bpm (a base rate of 60)
1. walking 96 bpm (plus 36)
2. running 132 bpm (plus 36)
3. noise 200 bpm
The above example is based on increasing by 36 bpm for each of the ac-
celerometer readings, but you have seen from lab 3 that there is a limit to
how quickly that you can increase your heart rate. Based upon the UPAAL
modeling statements you created in class, you should be able to find reason-
able rates. The only requirement is that the noise rate must be above 160
bpm and below 60 bpm.
A.5.2 Complex Controller
For the Complex Controller side (or the serial communication of the pc),
when the keys, 0, 1, 2, or 3 are pressed, the pacemaker should be able to
recognize the accelerometer state (above) it is in and then display:
<state> <rate> bpm where
1. <state> is: resting, walking, running, or noise
2. <rate> is: the rate based upon the range that the intrinsic rate is in.
For the above example:
(a) 60 (for rates between 60 and 96)
(b) 96 (for rates higher than 96 and less than132)
(c) 132 (for rates higher than 132 and less or equal to 160)
Make sure to include a newline character, so that the serial port can be
readable and this data should be updated every second.
To verify that this is occurring on the FPGA you can either use the LEDs
on the board, the LCD screen, or both.
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A.5.3 Simple Controller
On the FPGA, the heart beating by itself will be represented as a button
push. If the button is pushed at minimum once per second then the pacer
will not show the rate data above, but instead display the word “beat” Again
make sure to include a newline character to make it more read able. This
should be represented by different led and/or a different text on the FPGA.
A.5.4 Demo
The demonstration for this lab will be a short demonstration showing the
functionality of the pacemaker.
1. Show what rates were chosen for accelerometer readings.
2. What LEDs (or LCD data) are used to represent the different rates.
3. If the heart beats once per second, then a rate is not displaying; oth-
erwise, the correct rate is displayed.
4. Demonstrate that if the the serial port is disconnected the pacemaker
still functions correctly.
5. Lastly, show what is missing from the design and how the design can
be updated.
A.5.5 LCD Module
As an optional way to show the pacemaker functioning when not connected
to the serial module, one can use an lcd module. The files were created by
Benjamin Krill and on the webpage if needed.
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APPENDIX B
SAMPLE LECTURES
B.1 Lecture #1: Introduction to FPGA Programming
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Lab Lecture 1 
Introduction to FPGA Programming 
1.   Motivation 
2.  Overview of HW design 
3.  FPGA design tools 
4.  Equipment 
5.  Demo  
© 2007 R. Pellizzoni (Modified by O. Adekunle) 2 
  Goals: 
◦  Prepare you to work on FPGA this semester. 
◦  Make sure you have a good foundation. 
  Question time! Raise your hand if you DON’T 
know following: 
1. What’s the difference between concurrent and 
sequential programming? 
2. What ASIC and FPGA means? 
3. What is an HDL? 
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1.  Motivation 
2.   Overview of HW design 
3.  FPGA design tools 
4.  Equipment 
5.  Demo  
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  HW can be designed a many levels 
◦  Transistors 
◦  Logic gates 
◦  Register Transfer Level (RTL) 
◦  Behavioral (algorithm) 
  An HDL is used to describe the design. 
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QD
CLK 
  HDL (as opposed to imperative lang. (ex: C)). 
◦  Can be used for all levels; different constructs and 
styles for different levels. 
◦  At behavioral level “resembles” C 
◦  Language-level support for simulation 
  Big difference between RTL level and C: HW is 
intrinsically concurrent. 
© 2007 R. Pellizzoni (Modified by O. Adekunle) 6 
  Remember for this example 
◦  Assignment is ‘<=‘ 
◦  Logical and is ‘and’ 
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  Hardware design is inherently concurrent (in 
parallel) 
◦  If A = 1, B = 1, D = 0, and E = 0 assigned 
◦  What happens with HDL code below?  
◦  (remember ‘<=‘ is assignment) 
C <= A and B 
C <= D and E 
© 2007 R. Pellizzoni (Modified by O. Adekunle) 8 
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  Hardware design is inherently concurrent (in 
parallel) 
◦  If A = 1, B = 1, D = 0, and E = 0 assigned 
◦  What happens with HDL code below? 
◦  (remember ‘<=‘ is assignment) 
C <= A and B 
C <= D and E 
◦  Error because you essentially have: 
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and 
and 
A 
B 
D 
E 
C 
  Main difference between C and an HDL 
◦  C 
  All code is sequential unless you explicitly use 
something (fork, etc.) to make code parallel/
concurrent 
◦  HDL 
  All code is concurrent unless you explicitly use 
something to make code sequential (process, etc.) 
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  Different integrated circuit (IC)/fabrication models are 
available on the market (ASIC, PLD, etc). 
  In this course we will use an Field Programmable Gate Array 
(FPGA) 
◦  Write code in VHDL (VHSIC Hardware Description Language).  
  VHSIC = Very High Speed Integrated Circuits, 
◦  You get registers, small combinatorial networks, interconnection, 
RAM, and arithmetic 
◦  You program the device by writing a bitstream to the 
configuration SRAM on the FPGA. 
  These logic elements are still very low-level; we prefer to 
describe our design at a higher level. 
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1.  Motivation 
2.  Overview of HW design 
3.   FPGA design tools 
4.  Equipment 
5.  Demo  
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  We focus on Xilinx design tools since they have direct support 
for their FPGA families. 
◦  Tools are generally pretty good. 
  Xilinx ISE is used to synthesize RTL, perform timing analysis, 
simulation, generate bitstream and program the FPGA. 
◦  Each function is actually performed by a different program. 
◦  An integrated design environment provides access to all programs 
and file editing. 
◦  Main tool we use in this course. 
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  What Xilinx allows you to do: 
◦  Write VHDL/RTL code. 
◦  Simulate it. 
◦  Synthesize it (you usually need to guide the synthesizer) 
◦  Review timings. 
◦  Simulate it with timings. 
◦  Download to FPGA and test. 
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RTL design 
(.vhd/.v) 
Synthesis 
(xst) 
Netlist 
(.ngc) 
Translation 
(ngdbuild) 
Translated file 
(.ngd) 
Mapping (map) 
Mapped file 
(.ncd) 
Place & route 
(par) 
Routed file 
(.ncd) 
Bitstream gen. 
(bitgen) 
Bitstream 
(.bit) 
Behavioral 
Simulation 
Timing 
Analysis 
Constraint file 
(.ucf) 
1.  Motivation 
2.  Overview of HW design 
3.  FPGA design tools 
4.   Equipment 
5.  Demo  
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  Each PC in CS598 lab has all software installed under linux. 
◦  CS598 TAs suggested that you request access to the lab and 
computer password if you need to use them. 
◦  We have a lab license for the software, meaning we can install it 
on other computers in CS598 lab or any machine in the 
department. 
◦  Software runs on unix, but it’s possible to download and run on a 
windows machine. 
  We can also provide a development boards for each group. 
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  65 nm Virtex-5 FPGA (latest). 
  Lots of connections, including 
RS232, video, audio, USB, 
ethernet, GPIO, SATA, and always 
useful leds and switches. 
  Also provides 1xPCI-E lane. 
  The bitstream can be loaded on 
either a flash memory or a 
compact flash card (after suitable 
conversion) for automatic 
programming on startup. 
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  USB programming cable 
◦  Unless you use a compact 
flash, you need it to 
program the FPGA. 
  We will use Compact 
Flash Card to program 
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1.  Motivation 
2.  Overview of HW design 
3.  FPGA design tools 
4.  Equipment 
5.   Demo  
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  FPGA flip flop 
© 2007 R. Pellizzoni (Modified by O. Adekunle) 21 
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CLK 
RST 
1.  ISE tutorial using VHDL in lab. 
2.  Using Xilinx IPs: how to connect ML505 to the PCI-E bus 
and perform bus transactions. 
◦  Available at: http://www.xilinx.com/products/boards/ml505/
pcie.htm 
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B.2 Lecture #2: Introduction to VHDL
69
Lab Lecture 2 
VHDL Code Structure 
  Overview of HW Design 
  FPGA Design tools 
  Equipment 
  Demo 
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  Overview of HW Design 
◦  What’s a difference between an imperative language 
(like ‘C’) and and HDL? 
  FPGA Design tools 
◦  What’s the name of the tool we will use for this 
class? 
  Equipment 
◦  What is the name of the FPGA we use? 
  Demo 
◦  What’s the name of the component we demoed? 
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  Overview of HW Design 
◦  What’s a difference between an imperative language 
(like ‘C’) and and HDL?  HDL is concurrent 
  FPGA Design tools 
◦  What’s the name of the tool we will use for this 
class?:  ISE  
  Equipment 
◦  What is the name of the FPGA we use?:  Xilinx 
ML505 
  Demo 
◦  What’s the name of the component we demoed?:   D 
Flip-Flop   
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  Translation of VHDL code to circuit 
  Code structure 
◦  Library 
◦  Entity 
◦  Architecture 
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D Flip-Flop Truth Table D Flip-Flop Diagram 
CLK D Q Qprev 
Rising 
Edge 
0 0 X 
Rising 
Edge 
1 1 X 
Non-
Rising 
X Qprev 
  Memory unit 
  RST = 1, implies Q = 0 
  Otherwise Q = D on 
CLK rising edge 
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Q D 
CLK 
RST 
led_reset 
led_off 
led_d 
  At least 3 sections necessary for code 
◦  LIBRARY 
◦  ENTITY 
◦  ARCHITECTURE 
  VHDL is NOT case-Sensitive! 
◦  All reserved words, types, etc. will be in capitals  
◦  Appear blue or pink when coding in VHDL editor. 
◦  Comments are preceded by “--” appear green in 
VHDL editor 
  Ex:  -- This is a comment 
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Library & Entity Architecture 
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_ARITH.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
ENTITY flipflop IS 
    PORT ( d : IN  STD_LOGIC; 
           clock : IN  STD_LOGIC; 
           reset : IN  STD_LOGIC; 
           q : OUT  STD_LOGIC;  
     led_d : OUT STD_LOGIC 
     led_reset : OUT STD_LOGIC 
     led_off : OUT 
STD_LOGIC_VECTOR       
     (9 DOWNTO 0)); 
END flipflop; 
ARCHITECTURE Behavioral OF flipflop IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = '1') 
THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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  Similar to ‘#include’ statements in C 
  Needs two things: 
◦  Name of library 
◦  Use clause, for the package 
  Example syntax: 
◦  LIBRARY library_name; 
◦  USE library_name.package_name.package_parts; 
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  Similar to ‘#include’ statements in C 
  Needs two things: 
◦  Name of library 
◦  Use clause, for the package 
  Example syntax: 
◦  LIBRARY library_name; 
◦  USE library_name.package_name.package_parts; 
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_ARITH.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
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Standard 
 Library 
Declarations 
  Similar to ‘#include’ statements in C 
  Needs two things: 
◦  Name of library 
◦  Use clause, for the package 
  Example syntax: 
◦  LIBRARY library_name; 
◦  USE library_name.package_name.package_parts; 
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_ARITH.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
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Standard 
 Library 
Declarations 
  Similar to ‘#include’ statements in C 
  Needs two things: 
◦  Name of library 
◦  Use clause, for the package 
  Example syntax: 
◦  LIBRARY library_name; 
◦  USE library_name.package_name.package_parts; 
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_ARITH.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
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 Library 
Declarations 
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Library & Entity Architecture 
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_ARITH.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
ENTITY flipflop IS 
    PORT ( d : IN  STD_LOGIC; 
           clock : IN  STD_LOGIC; 
           reset : IN  STD_LOGIC; 
           q : OUT  STD_LOGIC;  
     led_d : OUT STD_LOGIC 
     led_reset : OUT STD_LOGIC 
     led_off : OUT 
STD_LOGIC_VECTOR       
     (9 DOWNTO 0)); 
END flipflop; 
ARCHITECTURE Behavioral OF flipflop IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = '1') 
THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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  Specification for all inputs and output port/
pins 
  Example syntax: 
ENTITY entity_name IS  
PORT (  
port_name : signal_mode signal_type;  
port_name : signal_mode signal_type;  
...);  
END entity_name; 
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  In ‘C’ you use one statement to indicate a 
data type (int, double, etc) 
  In VHDL there are two statements to indicate 
type: 
◦  One for signal mode to indicating direction 
◦  One for signal type similar to data type 
© 2009 O. Adekunle 15 
ENTITY entity_name IS  
PORT (  
port_name : signal_mode 
signal_type;  
port_name : signal_mode 
signal_type;  
...);  
END entity_name; 
  Signal mode: 
◦  IN, OUT, INOUT, BUFFER 
  Buffer = output buffer is 
used internally 
© 2009 O. Adekunle 16 
IN OUT 
INOUT 
BUFFER Circuit 
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ENTITY entity_name IS  
PORT (  
port_name : signal_mode 
signal_type;  
port_name : signal_mode 
signal_type;  
...);  
END entity_name; 
  Signal mode: 
◦  IN, OUT, INOUT, BUFFER 
  Buffer = output buffer is 
used internally 
ENTITY flipflop IS 
    PORT ( d : IN  STD_LOGIC; 
           clock : IN  STD_LOGIC; 
           reset : IN  STD_LOGIC; 
           q : OUT  STD_LOGIC;  
     led_d : OUT STD_LOGIC 
     led_reset : OUT STD_LOGIC 
     led_off : OUT 
STD_LOGIC_VECTOR       
     (9 DOWNTO 0)); 
END flipflop; 
◦  What’s mode of ‘Q’? 
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Q D 
CLK 
RST 
led_reset 
led_off 
led_d 
ENTITY entity_name IS  
PORT (  
port_name : signal_mode 
signal_type;  
port_name : signal_mode 
signal_type;  
...);  
END entity_name; 
  Signal mode: 
◦  IN, OUT, INOUT, BUFFER 
  Buffer = output buffer is 
used internally 
ENTITY flipflop IS 
    PORT ( d : IN  STD_LOGIC; 
           clock : IN  STD_LOGIC; 
           reset : IN  STD_LOGIC; 
           q : OUT  STD_LOGIC;  
     led_d : OUT STD_LOGIC 
     led_reset : OUT STD_LOGIC 
     led_off : OUT 
STD_LOGIC_VECTOR       
     (9 DOWNTO 0)); 
END flipflop; 
◦  What’s mode of ‘Q’? 
◦  Out!! 
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IN OUT 
INOUT 
BUFFER Circuit 
ENTITY entity_name IS  
PORT (  
port_name : signal_mode 
signal_type;  
port_name : signal_mode 
signal_type;  
...);  
END entity_name; 
  Signal type: 
◦  Usually 
  STD_LOGIC (binary) 
  STD_LOGIC_VECTOR 
   INTEGER 
◦  More on types later 
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ENTITY entity_name IS  
PORT (  
port_name : signal_mode 
signal_type;  
port_name : signal_mode 
signal_type;  
...);  
END entity_name; 
  Signal type: 
◦  Usually 
  STD_LOGIC (binary) 
  STD_LOGIC_VECTOR 
   INTEGER 
◦  More on types later 
ENTITY flipflop IS 
    PORT ( d : IN  STD_LOGIC; 
           clock : IN  STD_LOGIC; 
           reset : IN  STD_LOGIC; 
           q : OUT  STD_LOGIC;  
     led_d : OUT STD_LOGIC 
     led_reset : OUT STD_LOGIC 
     led_off : OUT 
STD_LOGIC_VECTOR       
     (9 DOWNTO 0)); 
END flipflop; 
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ENTITY entity_name IS  
PORT (  
port_name : signal_mode 
signal_type;  
port_name : signal_mode 
signal_type;  
...);  
END entity_name; 
  User defined: 
◦  port_name 
◦  entity_name 
◦  Any value except VHDL 
reserved words 
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ENTITY entity_name IS  
PORT (  
port_name : signal_mode 
signal_type;  
port_name : signal_mode 
signal_type;  
...);  
END entity_name; 
  User defined: 
◦  port_name 
◦  entity_name 
◦  Any value except VHDL 
reserved words 
ENTITY flipflop IS 
    PORT ( d : IN  STD_LOGIC; 
           clock : IN  STD_LOGIC; 
           reset : IN  STD_LOGIC; 
           q : OUT  STD_LOGIC;  
     led_d : OUT STD_LOGIC 
     led_reset : OUT STD_LOGIC 
     led_off : OUT 
STD_LOGIC_VECTOR       
     (9 DOWNTO 0)); 
END flipflop; 
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Library & Entity Architecture 
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_ARITH.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
ENTITY flipflop IS 
    PORT ( d : IN  STD_LOGIC; 
           clock : IN  STD_LOGIC; 
           reset : IN  STD_LOGIC; 
           q : OUT  STD_LOGIC;  
     led_d : OUT STD_LOGIC 
     led_reset : OUT STD_LOGIC 
     led_off : OUT 
STD_LOGIC_VECTOR       
     (9 DOWNTO 0)); 
END flipflop; 
ARCHITECTURE Behavioral OF flipflop IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = '1') 
THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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  Describes the inside of black-box, 
functioning 
  Example Syntax 
ARCHITECTURE architecture_name OF entity_name IS  
[declarations]  
BEGIN  
(code)  
END architecture_name;  
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END entity_name; 
ARCHITECTURE 
architecture_name OF 
entity_name IS  
[declarations]  
BEGIN  
(code)  
END architecture_name;  
  Declarations 
◦  Between Architecture and 
Begin 
◦  Where internal signals 
and constants are 
declared. 
ARCHITECTURE Behavioral OF flipflop 
IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
© 2009 O. Adekunle 25 
END entity_name; 
ARCHITECTURE 
architecture_name OF 
entity_name IS  
[declarations]  
BEGIN  
(code)  
END architecture_name;  
  Most emphasis in 
coding 
  Between BEGIN and End 
ARCHITECTURE Behavioral OF flipflop 
IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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END entity_name; 
ARCHITECTURE 
architecture_name OF 
entity_name IS  
[declarations]  
BEGIN  
(code)  
END architecture_name;  
  Assignments that are 
used for led visual 
reference 
ARCHITECTURE Behavioral OF flipflop 
IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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END entity_name; 
ARCHITECTURE 
architecture_name OF 
entity_name IS  
[declarations]  
BEGIN  
(code)  
END architecture_name;  
  Process with flip flop 
ARCHITECTURE Behavioral OF flipflop 
IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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END entity_name; 
ARCHITECTURE 
architecture_name OF 
entity_name IS  
[declarations]  
BEGIN  
(code)  
END architecture_name;  
  Both are done in 
parallel 
ARCHITECTURE Behavioral OF flipflop 
IS 
BEGIN 
 led_d <= d; -- Input button LED 
 led_reset <= reset; 
 led_off <= “0000000000”; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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  Process has a 
sensitivity list (clock, 
reset) 
  Sensitivity list causes 
sequential process to 
be executed 
  What happens if clock 
or reset change at the 
same time process is 
executed? 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
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CLK D Q Qprev 
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Edge 
0 0 X 
Rising 
Edge 
1 1 X 
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X Qprev 
  Process have sensitivity 
list to (clock, reset) 
  Sensitivity list causes 
sequential process to 
be executed 
  What happens if clock 
or reset change at the 
same time process is 
executed? 
  Answer: Unpredictable 
and not well defined[1] 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
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 PROCESS (clock) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
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 PROCESS (clock) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
  Design that doesn’t 
execute based on 
reset? 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
  Design that executes 
based on reset? 
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  Mixing concurrent and 
asynchronous is non-
trivial because of 
unpredictability  
  Asynchronous designs 
are not well-defined 
  AVOID USING 
ASYNCHRONOUS 
RESETS 
 PROCESS (clock, reset) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
 PROCESS (clock) 
 BEGIN 
  IF  (reset = '1') THEN 
   q <= '0'; 
  ELSIF (clock'event and clock = 
'1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
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  Translation of VHDL code to circuit 
  Code structure 
◦  Library 
◦  Entity 
◦  Architecture 
  Next class  
◦  Data types 
◦  Operators 
◦  Generic 
[1] Cummings, Clifford E. “Asynchronous & Synchronous Reset Design Techniquies – Part Deux, 
www.sunburst-design.com/papers  
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B.3 Lecture #3: VHDL Data Types and Operators
79
Lab Lecture 3 
VHDL Data Types and Operators 
  Translation of VHDL code to circuit 
  Code structure 
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  Translation of VHDL code to circuit 
◦  What main example did we use? 
  Code structure 
◦  What are 3 important sections of VHDL code 
structure? 
◦  In the section that you implement the behavior, is 
the default flow sequential or concurrent? 
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  Translation of VHDL code to circuit 
◦  What main example did we use?  D flip-flop 
  Code structure 
◦  What are 3 important sections of VHDL code 
structure? 
◦  Library, Entity, and Architecture 
◦  In the section that you implement the behavior, is 
the default flow sequential or concurrent? 
Concurrent 
© 2009 O. Adekunle 4 
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  VHDL Data types 
  Operators and Attributes 
  Generic 
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  VHDL Data types 
  Operators and Attributes  
  Generic 
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  Pre-defined 
  User-defined 
  Subtypes 
© 2009 O. Adekunle 7 
Data types Synthesizable values 
BIT, BIT_VECTOR  ‘0’, ‘1’ 
STD_LOGIC, STD_LOGIC_VECTOR ‘X’, ‘0’, ‘1’, ‘Z’ (resolved) 
BOOLEAN  True, False  
INTEGER  From -2,147,483,647 to 
+2,147,483,647 
SIGNED From -2,147,483,647 to 
-2,147,483,647 (binary rep). 
UNSIGNED  From 0 to +2,147,483,647  
(binary rep). 
User-defined integer type  Subset of INTEGER  
User-defined enumerated type  Collection enumerated by user  
SUBTYPE  Subset of any type ( pre- or user-
defined)  
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Data types Synthesizable values 
BIT, BIT_VECTOR  ‘0’, ‘1’ 
STD_LOGIC, STD_LOGIC_VECTOR ‘X’, ‘0’, ‘1’, ‘Z’ (resolved) 
BOOLEAN  True, False  
INTEGER  From -2,147,483,647 to 
+2,147,483,647 
SIGNED From -2,147,483,647 to 
-2,147,483,647 (binary rep). 
UNSIGNED  From 0 to +2,147,483,647  
(binary rep). 
User-defined integer type  Subset of INTEGER  
User-defined enumerated type  Collection enumerated by user  
SUBTYPE  Subset of any type ( pre- or user-
defined)  
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Pre-
defined 
  They are parts of packages/libraries 
  Package standard of library std: Defines BIT, 
BOOLEAN, and INTEGER data types 
  Do you remember how you would include this 
in your VHDL code? 
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  They are parts of packages/libraries 
  Package standard of library std: Defines BIT, 
BOOLEAN, and INTEGER data types. 
  Do you remember how you would include this 
in your VHDL code? 
  LIBRARY STD; 
  USE STD.STANDARD.ALL; 
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  They are parts of packages/libraries 
  Package standard of library std: Defines BIT, 
BOOLEAN, and INTEGER data types. 
  Do you remember how you would include this 
in your VHDL code? 
  LIBRARY STD; 
  USE STD.STANDARD.ALL; 
© 2009 O. Adekunle 12 
82
  BIT, BIT_VECTOR values:  0, 1 
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  BIT, BIT_VECTOR values:  0, 1 
SIGNAL x: BIT;  
-- x is declared as a one-digit signal of type BIT.  
SIGNAL y: BIT_VECTOR (3 DOWNTO 0);  
-- y is a 4-bit vector, w/ the leftmost bit as MSB.  
SIGNAL w: BIT_VECTOR (0 TO 7);  
-- w is an 8-bit vector, w/ the rightmost bit as MSB. 
IMPORTANT: To assign a value to these signals you use “<=“ 
operator 
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  BIT, BIT_VECTOR values:  0, 1 
SIGNAL x: BIT;  
-- x is declared as a one-digit signal of type BIT.  
SIGNAL y: BIT_VECTOR (3 DOWNTO 0);  
-- y is a 4-bit vector, w/ the leftmost bit as MSB.  
SIGNAL w: BIT_VECTOR (0 TO 7);  
-- w is an 8-bit vector, w/ the rightmost bit as MSB. 
x <= '1';  
-- x is assigned value ‘1’.  Single quotes (' ') 
-- are used for a single bit.  
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  BIT, BIT_VECTOR values:  0, 1 
SIGNAL x: BIT;  
-- x is declared as a one-digit signal of type BIT.  
SIGNAL y: BIT_VECTOR (3 DOWNTO 0);  
-- y is a 4-bit vector, w/ the leftmost bit as MSB.  
SIGNAL w: BIT_VECTOR (0 TO 7);  
-- w is an 8-bit vector, w/ the rightmost bit as MSB. 
x <= '1';  
-- x is assigned value ‘1’.  Single quotes (' ') 
-- are used for a single bit.  
y <= "0111";  
-- y is assigned "0111” (MSB='0'). Double 
-- quotes (" ") are used for vectors.  
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  BIT, BIT_VECTOR values:  0, 1 
SIGNAL x: BIT;  
-- x is declared as a one-digit signal of type BIT.  
SIGNAL y: BIT_VECTOR (3 DOWNTO 0);  
-- y is a 4-bit vector, w/ the leftmost bit as MSB.  
SIGNAL w: BIT_VECTOR (0 TO 7);  
-- w is an 8-bit vector, w/ the rightmost bit as MSB. 
x <= '1';  
-- x is assigned value ‘1’.  Single quotes (' ') 
-- are used for a single bit.  
y <= "0111";  
-- y is assigned "0111” (MSB='0'). Double 
-- quotes (" ") are used for vectors.  
w <= "01110001";  
-- w is assigned "01110001”  (MSB='1'). 
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  BIT, BIT_VECTOR values:  0, 1 
SIGNAL x: BIT;  
-- x is declared as a one-digit signal of type BIT.  
SIGNAL y: BIT_VECTOR (3 DOWNTO 0);  
-- y is a 4-bit vector, w/ the leftmost bit as MSB.  
SIGNAL w: BIT_VECTOR (0 TO 7);  
-- w is an 8-bit vector, w/ the rightmost bit as MSB. 
x <= '1';  
-- x is assigned value ‘1’.  Single quotes (' ') 
-- are used for a single bit.  
y <= "0111";  
-- y is assigned "0111” (MSB='0'). Double 
-- quotes (" ") are used for vectors.  
w <= "01110001";  
-- w is assigned "01110001”  (MSB='1'). 
© 2009 O. Adekunle 18 
[declaration] section of 
ARCHITECTURE  
Remember: 
(code) section of 
ARCHITECTURE  
  BOOLEAN: TRUE, FALSE 
  INTEGER:  From -2,147,483,647 to 
+2,147,483,647 
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  BOOLEAN: TRUE, FALSE 
  INTEGER:  From -2,147,483,647 to 
+2,147,483,647 
◦  IF ready THEN... -- Boolean, executed if ready=TRUE 
◦  n <= 1200; -- integer 
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  Package STD_LOGIC_1164 of library IEEE: 
Defines STD_LOGIC 
  STD_LOGIC similar to BIT and what you will 
be using most in course 
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Value Definition 
‘X’  Forcing Unknown (synthesizable unknown)  
‘0’  Forcing Low (synthesizable logic ‘1’)  
‘1’  Forcing High (synthesizable logic ‘0’)  
‘Z’  High impedance (synthesizable tri-state buffer)  
‘W’  Weak unknown  
‘L’  Weak low  
‘H’  Weak high  
‘–’  Don’t care  
Synthesizable 
  Package STD_LOGIC_1164 of library IEEE: 
Defines STD_LOGIC 
  STD_LOGIC similar to BIT and what you will 
be using most in course 
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Value Definition 
‘X’  Forcing Unknown (synthesizable unknown)  
‘0’  Forcing Low (synthesizable logic ‘1’)  
‘1’  Forcing High (synthesizable logic ‘0’)  
‘Z’  High impedance (synthesizable tri-state buffer)  
‘W’  Weak unknown  
‘L’  Weak low  
‘H’  Weak high  
‘–’  Don’t care  
Synthesizable 
  Resolved Logic System 
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X 0 1 Z W L H - 
X X X X X X X X X 
0 X 0 X 0 0 0 0 X 
1 X X 1 1 1 1 1 X 
Z X 0 1 Z W L H X 
W X 0 1 W W W W X 
L X 0 1 L W L W X 
H X 0 1 H W W H X 
- X X X X X X X X 
  Resolved Logic System 
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X 0 1 Z W L H - 
X X X X X X X X X 
0 X 0 X 0 0 0 0 X 
1 X X 1 1 1 1 1 X 
Z X 0 1 Z W L H X 
W X 0 1 W W W W X 
L X 0 1 L W L W X 
H X 0 1 H W W H X 
- X X X X X X X X 
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SIGNAL a: BIT;  
SIGNAL b: BIT_VECTOR(7 DOWNTO 0);  
SIGNAL c: STD_LOGIC;  
SIGNAL d: STD_LOGIC_VECTOR(7 DOWNTO 0);  
SIGNAL e: INTEGER RANGE 0 TO 255;  
-- Assignments across data types are illegal. 
a <= b(5);  --      
b(0) <= a;  --      
c <= d(5);  --      
d(0) <= c;  --      
a <= c;  --      
b <= d;  --      
     
e <= b;  --      
e <= d;  --      
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SIGNAL a: BIT;  
SIGNAL b: BIT_VECTOR(7 DOWNTO 0);  
SIGNAL c: STD_LOGIC;  
SIGNAL d: STD_LOGIC_VECTOR(7 DOWNTO 0);  
SIGNAL e: INTEGER RANGE 0 TO 255;  
-- Assignments across data types are illegal  
a <= b(5);  -- legal (same scalar type: BIT)  
b(0) <= a;  -- legal (same scalar type: BIT)  
c <= d(5);  -- legal (same scalar type: STD_LOGIC)  
d(0) <= c;  -- legal (same scalar type: STD_LOGIC)  
a <= c;  -- illegal (type mismatch: BIT x STD_LOGIC)  
b <= d;  -- illegal (type mismatch: BIT_VECTOR x 
    -- STD_LOGIC_VECTOR)  
e <= b;  -- illegal (type mismatch: INTEGER x BIT_VECTOR)  
e <= d;  -- illegal (type mismatch: INTEGER x 
              -- STD_LOGIC_VECTOR)  
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  Pre-defined 
  User-defined 
  Subtypes 
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  Integers – declare name and range 
  Enumerated – declare name and values 
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  Integers – Ex: 
◦  TYPE my_integer IS RANGE -32 TO 32;  
◦  -- A user-defined subset of integers.  
◦  TYPE student_grade IS RANGE 0 TO 100;  
◦  -- A user-defined subset of integers or naturals. 
  Enumerated – EX: 
◦  TYPE state IS (idle, forward, backward, stop);  
◦  -- An enumerated data type, typical of finite state 
machines.  
◦  TYPE color IS (red, green, blue, white);  
◦  -- Another enumerated data type.  
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  Pre-defined 
  User-defined 
  Subtypes 
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  Any type with the addition of a constraint 
  Main reason for subtypes 
◦  Operations between different types aren’t allowed 
◦  Operations between type and subtype are allowed 
  Examples: 
SUBTYPE my_logic IS STD_LOGIC RANGE '0' TO '1';  
SIGNAL a: BIT;  
SIGNAL b: STD_LOGIC;  
SIGNAL c: my_logic;  
...  
b <= a; --        
b <= c; --        
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  Any type with the addition of a constraint 
  Main reason for subtypes 
◦  Operations between different types aren’t allowed 
◦  Operations between type and subtype are allowed 
  Examples: 
SUBTYPE my_logic IS STD_LOGIC RANGE '0' TO '1';  
SIGNAL a: BIT;  
SIGNAL b: STD_LOGIC;  
SIGNAL c: my_logic;  
...  
b <= a; -- illegal (type mismatch: BIT versus STD_LOGIC)  
b <= c; -- legal (same "base" type: STD_LOGIC)  
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  VHDL Data types 
  Operators and Attributes  
  Generic 
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  Some operators do different things in 
different contexts 
  EX: “<=“ is used as “less than or equal too” 
◦  IF (a <= b) THEN … 
  Ex: “<=“ is used as assignment 
◦  a <= b; 
  We will show you how to differentiate 
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  Assignment 
  Logical operators 
  Arithmetic operators 
  Comparison operators 
  Attributes 
© 2009 O. Adekunle 35 
  Are used to assign values to signals, 
variables, and constants 
  Three assignment operators: 
◦  <=   Used to assign a value to a SIGNAL  
◦  :=    Used to assign a value to a VARIABLE, 
CONSTANT, or GENERIC. Used also for establishing 
initial values.  
◦  =>   Used to assign values to individual vector 
elements or with OTHERS  
  Let’s look at examples 
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  Given signal/variable declarations: 
◦  SIGNAL x : STD_LOGIC;  
◦  VARIABLE y : STD_LOGIC_VECTOR(3 DOWNTO 0); -- 
Leftmost bit is MSB 
◦  SIGNAL w: STD_LOGIC_VECTOR(0 TO 7); -- Rightmost bit is 
-- MSB 
◦  x <= '1';  
◦  --       
◦  y := "0000";  
◦  --        
◦  w <= "10000000";  
◦  w <= (0 =>'1', OTHERS =>'0');  
◦  --       
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  Given signal/variable declarations: 
◦  SIGNAL x : STD_LOGIC;  
◦  VARIABLE y : STD_LOGIC_VECTOR(3 DOWNTO 0); -- 
Leftmost bit is MSB 
◦  SIGNAL w: STD_LOGIC_VECTOR(0 TO 7); -- Rightmost bit is 
-- MSB 
◦  x <= '1';  
◦  -- '1' is assigned to SIGNAL x using "<="  
◦  y := "0000";  
◦  -- "0000" is assigned to VARIABLE y using ":="  
◦  w <= "10000000";  
◦  w <= (0 =>'1', OTHERS =>'0');  
◦  -- LSB is '1', the others are '0'  
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  Assignment 
  Logical operators 
  Arithmetic operators 
  Comparison operators 
  Attributes 
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  Same as boolean logic operators you may be 
familiar with 
◦  NOT, AND, OR,NAND, NOR, XOR, XNOR  
  Main thing to keep in mind is that the NOT 
operator has precedence over all other 
operators 
  Examples: 
◦  y <= NOT a AND b; -- (a'.b)  
◦  y <= NOT (a AND b); -- (a.b)’  
◦  y <= a NAND b; -- (a.b)' 
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  Assignment 
  Logical operators 
  Arithmetic operators 
  Comparison operators 
  Attributes 
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  Arithmetic can be performed on INTEGER, 
SIGNED, and UNSIGNED 
  Also, if the std_logic_signed or the 
std_logic_unsigned package of the ieee 
library is used, then STD_LOGIC_VECTOR can 
also be employed directly in addition and 
subtraction operations 
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  Again the operators are similar to what you 
are used too 
◦  + Addition 
◦  - Subtraction  
◦  * Multiplication  
◦  / Division  
◦  ** Exponentiation 
◦   MOD Modulus  
◦  REM Remainder  
◦  ABS Absolute value  
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  Assignment 
  Logical operators 
  Arithmetic operators 
  Comparison operators 
  Attributes 
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  Used for making comparisons 
  Similar to what you are used to 
  Can be only used within IF and WAIT 
statements 
  = Equal,  
  /= Not equal to,  
  < Less than,  
  > Greater than, 
   <= Less than or equal to, 
   >= Greater than or equal to 
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  Code example 
SIGNAL counter : INTEGER;    
SIGNAL clock: INTEGER;   
PROCESS (counter) 
 BEGIN 
  IF  (counter <= 10) THEN  --    
   clock <= 0;    --   
  ELSIF (clock <= 20) THEN 
   clock <= 1;    --   
  END IF; 
 END PROCESS; 
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  Code example 
-- Signals entity port definitions 
SIGNAL counter : INTEGER;   -- counts from 1 to 20 then resets 
SIGNAL clock: INTEGER;   
-- Excerpt of code 
PROCESS (counter) 
 BEGIN 
  IF  (counter <= 10) THEN  --    
   clock <= 0;    --   
  ELSIF (counter > 10) THEN 
   clock <= 1;    --   
  END IF; © 2009 O. Adekunle 47 
  Code example 
-- Signals entity port definitions 
SIGNAL counter : INTEGER;   -- counts from 1 to 20 then resets 
SIGNAL clock: INTEGER;   
-- Excerpt of code 
PROCESS (counter) 
 BEGIN 
  IF  (counter <= 10) THEN  -- less than or 
equal to 
   clock <= 0;    -- assignment 
  ELSIF (counter > 10) THEN 
   clock <= 1;    -- assignment 
  END IF; 
 END PROCESS; 
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  Assignment 
  Logical operators 
  Arithmetic operators 
  Comparison operators 
  Attributes 
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  Ways to specify certain parts of data: 
  Synthesizable types: 
◦  d’LOW: Returns lower array index 
◦  d’HIGH: Returns upper array index 
◦  d’LEFT: Returns leftmost array index 
◦  d’RIGHT: Returns rightmost array index 
◦  d’LENGTH: Returns vector size 
◦  d’RANGE: Returns vector range 
◦  d’REVERSE_RANGE: Returns vector range in reverse 
order 
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  If given: 
◦  SIGNAL d : STD_LOGIC_VECTOR (7 DOWNTO 0); 
  Then:  
◦  d'LOW=     
◦  d'HIGH=    
◦  d'LEFT=    
◦  d'RIGHT=      
◦  d'LENGTH=    
◦  d'RANGE=     
◦  d'REVERSE_RANGE=(0 to 7)  
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  If given: 
◦  SIGNAL d : STD_LOGIC_VECTOR (7 DOWNTO 0); 
  Then:  
◦  d'LOW=0    --lower array index 
◦  d'HIGH=7    --high array index 
◦  d'LEFT=7    --leftmost array index 
◦  d'RIGHT=0    --rightmost array index 
◦  d'LENGTH=8    --size 
◦  d'RANGE=(7 downto 0)   
◦  d'REVERSE_RANGE=(0 to 7)  
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  Or if given: 
◦  SIGNAL x: STD_LOGIC_VECTOR (0 TO 7); 
  Then the LOOP statements below are 
equivalent:  
◦  FOR i IN RANGE (0 TO 7) LOOP ...  
◦  FOR i IN x'RANGE LOOP ...  
◦  FOR i IN RANGE (x'LOW TO x'HIGH) LOOP ...  
◦  FOR i IN RANGE (0 TO x'LENGTH-1) LOOP ...  
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  All signals also have attributes too 
  For a SIGNAL s:  
◦  s’EVENT: Returns true when an event occurs on s  
◦  s’STABLE: Returns true if no event has occurred on s  
◦  s’ACTIVE: Returns true if s = ‘1’  
◦  s’QUIET <time>: Returns true if no event has 
occurred during the time specified  
◦  s’LAST_EVENT: Returns the time elapsed since last 
event  
◦  s’LAST_ACTIVE: Returns the time elapsed since last 
s = ‘1’  
◦  s’LAST_VALUE: Returns the value of s before the last 
event.  
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  VHDL Data types 
  Operators and Attributes  
  Generic 
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  What if you want a parity detector? 
  Parity detector:  a circuit that provide  
◦  output = ‘0’ when the number of ‘1’s in the input 
vector is even  
◦  output ‘1’ otherwise 
© 2009 O. Adekunle 56 
output input (1 downto 0) 
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  3 input parity detector 
ENTITY parity_det IS 
PORT ( input: IN STD_LOGIC_VECTOR (2 DOWNTO 0);  
output: OUT BIT);  
END parity_det;  
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output input (2 downto 0) 
  3 input parity detector 
ENTITY parity_det IS 
PORT ( input: IN STD_LOGIC_VECTOR (2 DOWNTO 0);  
output: OUT BIT);  
END parity_det;  
  4 input parity detector 
ENTITY parity_det IS 
PORT ( input: IN STD_LOGIC_VECTOR (3 DOWNTO 0);  
output: OUT BIT);  
END parity_det;  
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output input (2 downto 0) 
output input (3 downto 0) 
  3 input parity detector 
ENTITY parity_det IS 
PORT ( input: IN STD_LOGIC_VECTOR (2 DOWNTO 0);  
output: OUT BIT);  
END parity_det;  
  4 input parity detector 
ENTITY parity_det IS 
PORT ( input: IN STD_LOGIC_VECTOR (3 DOWNTO 0);  
output: OUT BIT);  
END parity_det;  
  Redundant much? 
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output input (2 downto 0) 
output input (3 downto 0) 
  A way of specifying a generic parameter  
  Different for different applications 
  Example syntax: 
◦  GENERIC (parameter_name : parameter_type := 
parameter_value); 
  Generic parity detector 
ENTITY parity_det IS 
 GENERIC (n : INTEGER := 8); -- 8 input 
PORT ( input: IN STD_LOGIC_VECTOR (n DOWNTO 0);  
output: OUT BIT);  
END parity_det;  
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  VHDL Data types 
  Operators and Attributes  
  Generic 
  Next class  
◦  Concurrent programming 
◦  Sequential programming 
◦  Signals and variables 
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B.4 Lecture #4: Concurrent Programming
96
Lab Lecture 4 
Concurrent Programming 
  VHDL Data types 
  Operators and Attributes  
  Generic 
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  VHDL Data types 
◦  What’s the difference between BIT and STD_LOGIC?  
  Operators and Attributes  
◦  What are the 3 operators used for assignment?  
  Generic 
◦  What is Generic?  
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  VHDL Data types 
◦  What’s the difference between BIT and STD_LOGIC? 
STD_LOGIC includes additional values: ‘x’, ‘z’, ‘w’, ‘l’, ‘h’, 
and ‘-’ 
  Operators and Attributes  
◦  What are the 3 operators used for assignment? ‘<=‘, ‘:=‘, 
and ‘=>’ 
  Generic 
◦  What is Generic? A way of specifying a generic parameter 
(that is, a static parameter that can be easily modified and 
adapted to different applications). 
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  Operators 
  The WHEN statement 
  The GENERATE statement 
  The BLOCK statement 
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  VHDL code is inherently concurrent (parallel) 
  Only statements placed inside a PROCESS are 
sequential 
  Even though the PROCESS block is sequential, the 
block is concurrent with any other (external) 
statements  
  Concurrent code is also called dataflow code  
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   Operators 
  The WHEN statement 
  The GENERATE statement 
  The BLOCK statement 
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  Most basic way of creating concurrent code 
  Short list below but an example’s better 
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Operator type Operators Data types 
Logical NOT, AND, NAND, OR, 
NOR, XOR, XNOR 
BIT, BIT_VECTOR, 
STD_LOGIC, 
STD_LOGIC_VECTOR, 
STD_ULOGIC, 
STD_ULOGIC_VECTOR  
Arithmetic +, -, *, /, ** (mod, rem, 
abs) 
INTEGER, SIGNED, UNSIGNED  
Comparison =, /=, <, >, <=, >= All above  
Shift sll, srl, sla, sra, rol, ror BIT_VECTOR  
Concatenation &, ( , , , ) Same as for logical 
operators, plus SIGNED and 
UNSIGNED  
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Mux Truth Table Mux Diagram 
s0 s1 a b c d y 
0 0 0 X X X 0 
0 0 1 X X X 1 
0 1 X 0 X X 0 
0 1 X 1 X X 1 
1 0 X X 0 X 0 
1 0 X X 1 X 1 
1 1 X X X 0 0 
1 1 X X X 1 1 
  Data Selector 
  s0,s1 selects a, b, c, or 
d as output 
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MUX 
s0 s1 
d 
c 
b 
a 
y 
Mux Truth Table Mux Diagram 
s0 s1 a b c d y 
0 0 0 X X X 0 
0 0 1 X X X 1 
0 1 X 0 X X 0 
0 1 X 1 X X 1 
1 0 X X 0 X 0 
1 0 X X 1 X 1 
1 1 X X X 0 0 
1 1 X X X 1 1 
  Data Selector 
  s0,s1 selects a, b, c, or 
d as output 
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MUX 
s0 s1 
d 
c 
b 
a 
y 
Mux Truth Table Mux Diagram 
s0 s1 a b c d y 
0 0 0 X X X 0 
0 0 1 X X X 1 
0 1 X 0 X X 0 
0 1 X 1 X X 1 
1 0 X X 0 X 0 
1 0 X X 1 X 1 
1 1 X X X 0 0 
1 1 X X X 1 1 
  Data Selector 
  s0,s1 selects a, b, c, or 
d as output 
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MUX 
s0 
(1) 
s1 
(1) 
d 
c 
b 
a 
y 
Simpler Mux Truth Table Mux Diagram 
s0 s1 a b c d y 
0 0 X X X X a 
0 1 X X X X b 
1 0 X X X X c 
1 1 X X X X d 
  Data Selector 
  s0,s1 selects a, b, c, or 
d as output 
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MUX 
s0 s1 
d 
c 
b 
a 
y 
99
Simpler Mux Truth Table Mux Diagram 
s0 s1 a b c d y 
0 0 X X X X a 
0 1 X X X X b 
1 0 X X X X c 
1 1 X X X X d 
  Data Selector 
  s0,s1 selects a, b, c, or 
d as output 
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MUX 
s0 s1 
d 
c 
b 
a 
y   So how do you write 
with only with 
operators? 
Simpler Mux Truth Table Mux Diagram 
s0 s1 a b c d y 
0 0 X X X X a 
0 1 X X X X b 
1 0 X X X X c 
1 1 X X X X d 
------------------------------------ 
LIBRARY ieee; 
USE eee.std_logic_1164.all;  
------------------------------------ 
ENTITY mux IS 
PORT ( a, b, c, d, s0, s1: IN STD_LOGIC;  
  y: OUT STD_LOGIC);  
END mux;  
------------------------------------ 
ARCHITECTURE pure_logic OF mux IS  
BEGIN  
y <= (a AND NOT s1 AND NOT s0) OR  
  (b AND NOT s1 AND s0) OR  
  (c AND s1 AND NOT s0) OR  
  (d AND s1 AND s0); 
END pure_logic;  
------------------------------------  
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  So how do you write 
with only with 
operators? 
  Logic expression for 
each line. 
   Operators 
  The WHEN statement 
  The GENERATE statement 
  The BLOCK statement 
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  Keep in mind it’s analogous to a “case statement” 
in C 
  Two types of WHEN statement: 
◦  Simple WHEN 
  Example syntax: 
assignment WHEN condition ELSE 
assignment WHEN condition ELSE 
…; 
© 2009 O. Adekunle 16 
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  Keep in mind it’s analogous to a “case statement” 
in C 
  Two types of WHEN statement: 
◦  Simple WHEN 
  Example syntax: 
assignment WHEN condition ELSE 
assignment WHEN condition ELSE 
…; 
  Coding Example: 
------ With WHEN/ELSE -------------------------  
outp <=    "000" WHEN (inp='0' OR reset='1') ELSE  
   "001" WHEN ctl='1' ELSE  
   "010"; 
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  Selected WHEN 
◦  Example syntax: 
WITH identifier SELECT  
assignment WHEN value,  
assignment WHEN value,  
...;  
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  Selected WHEN 
◦  Example syntax: 
WITH identifier SELECT  
assignment WHEN value,  
assignment WHEN value,  
...;  
◦  Coding example: 
---- With WITH/SELECT/WHEN --------------------  
WITH control SELECT  
outp <=    "000" WHEN ‘0’,  
   "111" WHEN ‘1’,  
   UNAFFECTED WHEN OTHERS; 
----------------------------------------------- 
  Last line of code hold importance about Selected 
WHEN 
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  Coding example: 
---- With WITH/SELECT/WHEN --------------------  
WITH control SELECT  
outp <=    "000" WHEN ‘0’,  
   "111" WHEN ‘1’,  
   UNAFFECTED WHEN OTHERS; 
----------------------------------------------- 
  Two things to note: 
◦  Selected WHEN must test every permutation, so the 
keyword OTHERS is useful to capture all other values in a 
data type 
◦  UNAFFECTED should be used when no other action happens 
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  Value can take on up to three forms: 
WHEN value    -- single value  
WHEN value1 to value2  -- range, for enumerated  
               -- data types only  
WHEN value1 | value2 |...  -- value1 or value2 or ...  
  Now how can mux code change? 
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  Value can take on up to three forms: 
WHEN value    -- single value  
WHEN value1 to value2  -- range, for enumerated  
               -- data types only  
WHEN value1 | value2 |...  -- value1 or value2 or ...  
  Now how can mux code change? 
◦  Beforehand, change s0 and s1 to a single sel input 
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MUX 
s0 s1 
d 
c 
b 
a 
y MUX 
sel (1 downto 0) 
d 
c 
b 
a 
y 
  Value can take on up to three forms: 
WHEN value    -- single value  
WHEN value1 to value2  -- range, for enumerated  
               -- data types only  
WHEN value1 | value2 |...  -- value1 or value2 or ...  
  Now how can mux code change? 
◦  Beforehand, change s0 and s1 to a single sel input 
Then use a  When statement! 
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MUX 
s0 s1 
d 
c 
b 
a 
y MUX 
sel (1 downto 0) 
d 
c 
b 
a 
y 
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
-------------------------------  
ENTITY mux IS  
PORT (  
 a, b, c, d: IN STD_LOGIC;  
 sel: IN STD_LOGIC_VECTOR  
  (1 DOWNTO 0);  
 y: OUT STD_LOGIC);  
END mux;  
------------------------------- 
ARCHITECTURE mux1 OF mux IS  
BEGIN  
END mux1;  
------------------------------- 
  What’s the When 
statement 
implementation? 
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LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
-------------------------------  
ENTITY mux IS  
PORT (  
 a, b, c, d: IN STD_LOGIC;  
 sel: IN STD_LOGIC_VECTOR  
  (1 DOWNTO 0);  
 y: OUT STD_LOGIC);  
END mux;  
------------------------------- 
ARCHITECTURE mux1 OF mux IS  
BEGIN  
 y <=  a WHEN sel="00" ELSE  
  b WHEN sel="01" ELSE  
  c WHEN sel="10" ELSE  
  d;  
END mux1;  
------------------------------- 
  Same functionality as 
beforehand 
  Less complex code 
then implementation 
with just operators 
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LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
-------------------------------  
ENTITY mux IS  
PORT (  
 a, b, c, d: IN STD_LOGIC;  
 sel: IN STD_LOGIC_VECTOR  
  (1 DOWNTO 0);  
 y: OUT STD_LOGIC);  
END mux;  
------------------------------- 
ARCHITECTURE mux1 OF mux IS  
BEGIN  
 y <=  a WHEN sel="00" ELSE  
  b WHEN sel="01" ELSE  
  c WHEN sel="10" ELSE  
  d;  
END mux1;  
------------------------------- 
  Same functionality as 
beforehand 
  Less complex code 
then implementation 
with just operators 
  Given 
◦  Example syntax: 
WITH identifier SELECT  
assignment WHEN value,  
assignment WHEN value,  
...; 
◦  Plus important of 
UNAFFECTED and OTHERS 
  How is Selected WHEN 
different?  
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ARCHITECTURE mux1 OF mux IS  
BEGIN  
 y <=  a WHEN sel="00" ELSE  
  b WHEN sel="01" ELSE  
  c WHEN sel="10" ELSE  
  d;  
END mux1;  
------------------------------- 
  Simple WHEN 
ARCHITECTURE mux2 OF mux IS  
BEGIN  
 WITH sel WHEN 
 y <=  a WHEN "00", 
   -- notice ”,” for each state  
  b WHEN "01",  
  c WHEN "10",  
  d WHEN OTHERS;  
  -- cannot be "d WHEN "11" " 
END mux2;  
------------------------------- 
  Selected WHEN 
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  So why can’t  the last 
line be: d WHEN “11”? 
------------------------------- 
ARCHITECTURE mux2 OF mux IS  
BEGIN  
 y <=  a WHEN "00", 
   -- notice ”,” for each state  
  b WHEN "01",  
  c WHEN "10",  
  d WHEN OTHERS;  
  -- cannot be "d WHEN "11" " 
END mux2;  
------------------------------- 
  Selected WHEN 
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  So why can’t  the last 
line be: d WHEN “11”? 
  Because it must test all 
cases including: ‘l’, ‘h’, 
‘x’, etc.  
------------------------------- 
ARCHITECTURE mux2 OF mux IS  
BEGIN  
 y <=  a WHEN "00", 
   -- notice ”,” for each state  
  b WHEN "01",  
  c WHEN "10",  
  d WHEN OTHERS;  
  -- cannot be "d WHEN "11" " 
END mux2;  
------------------------------- 
  Selected WHEN 
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   Operators 
  The WHEN statement 
  The GENERATE statement 
  The BLOCK statement 
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  Is equivalent to a sequential LOOP in sense that it 
allows a section of code to be repeated a number 
of times, thus creating several instances of the 
same assignments 
  Requires a ‘label’ 
  Has two forms  
◦  FOR/GENERATE 
◦  IF/GENERATE 
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  FOR/GENERATE 
◦  Example syntax: 
label: FOR identifier IN range GENERATE  
 (concurrent assignments)  
END GENERATE;  
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  FOR/GENERATE 
◦  Example syntax: 
label: FOR identifier IN range GENERATE  
 (concurrent assignments)  
END GENERATE;  
  Given: 
SIGNAL x: BIT_VECTOR (7 DOWNTO 0);  
SIGNAL y: BIT_VECTOR (15 DOWNTO 0);  
SIGNAL z: BIT_VECTOR (7 DOWNTO 0);  
  Example code: 
 G1: FOR i IN x'RANGE GENERATE  
  z(i) <= x(i) AND y(i+8);  
 END GENERATE;  
  Does what? 
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  FOR/GENERATE 
◦  Example syntax: 
label: FOR identifier IN range GENERATE  
 (concurrent assignments)  
END GENERATE;  
  Given: 
SIGNAL x: BIT_VECTOR (7 DOWNTO 0);  
SIGNAL y: BIT_VECTOR (15 DOWNTO 0);  
SIGNAL z: BIT_VECTOR (7 DOWNTO 0);  
  Example code: 
 G1: FOR i IN x'RANGE GENERATE  
  z(i) <= x(i) AND y(i+8);  
 END GENERATE;  
  Generates 8 parallel assignments. 
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  Both limits of the range must be static 
  Don’t have multiply-driven signals 
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  Both limits of the range must be static 
  Don’t have multiply-driven signals 
◦  For example which of these statements are legal? Why? 
 ex1: FOR i IN 0 TO 7 GENERATE  
 output(i)<='1' WHEN (a(i) AND b(i))='1' ELSE '0';  
 END GENERATE; 
  or 
 ex2: FOR i IN 0 TO 7 GENERATE  
 accum <="11111111" WHEN (a(i) AND b(i))='1' ELSE "00000000";  
 END GENERATE; 
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  Both limits of the range must be static 
  Don’t have multiply-driven signals 
◦  For example which of these statements are legal? Why? 
 ex1: FOR i IN 0 TO 7 GENERATE  
 output(i)<='1' WHEN (a(i) AND b(i))='1' ELSE '0';  
 END GENERATE; 
  or 
 ex2: FOR i IN 0 TO 7 GENERATE  
 accum <="11111111" WHEN (a(i) AND b(i))='1' ELSE "00000000";  
 END GENERATE; 
-- because accum <="11111111" WHEN (a(1) AND b(1))='1' ELSE 
"00000000"; 
--               accum <="11111111" WHEN (a(2) AND b(2))='1' ELSE 
"00000000";  
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  IF/GENERATE 
◦  DOES NOT provide ELSE or ELSEIF 
◦  Usually used with combination of FOR/GENERATE to 
account for irregularities 
◦  Example syntax: 
 label1: FOR identifier IN range GENERATE  
  ...  
  label2: IF condition GENERATE  
   (concurrent assignments)  
  END GENERATE; 
  ...  
 END GENERATE;  
◦  Possible to used stand alone 
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   Operators 
  The WHEN statement 
  The GENERATE statement 
  The BLOCK statement 
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  A way to visually and locally partition code to make 
code more readable and manageable 
  It’s concurrent because again by default VHDL is 
inherently concurrent 
  We will focus on a specific type of BLOCK statement 
called a Guarded Block 
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  Executed only when the guard expression is 
TRUE. 
  Can be used in combination of code to 
implement some sequential statements, but 
this is not a usual design approach.  
  Sample Syntax: 
 label: BLOCK (guard expression) 
  [declarative part]  
 BEGIN  
  (concurrent guarded and unguarded statements)  
 END BLOCK label;  
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-------------------------------  
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
-------------------------------  
ENTITY dff IS  
PORT ( d, clk, rst: IN STD_LOGIC;  
q: OUT STD_LOGIC);  
END dff;  
-------------------------------  
ARCHITECTURE dff OF dff IS  
BEGIN  
b1: BLOCK (clk'EVENT AND clk='1')  
BEGIN  
q <= GUARDED '0' WHEN rst='1' ELSE d;   
-- only executed when guarded statement is true.  
END BLOCK b1;  
END dff;  
------------------------------  
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  Concurrent programming 
◦   Operators 
◦  The WHEN statement 
◦  The GENERATE statement 
◦  The BLOCK statement 
  Next Class 
◦  Sequential programming 
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B.5 Lecture #5: Sequential Programming
108
Lab Lecture 5 
Sequential Programming 
  Concurrent Programming 
◦  Operators 
◦  The WHEN statement 
◦  The GENERATE statement 
◦  The BLOCK statement 
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  Concurrent Programming 
◦  Operators 
  When are logical operators sequential? 
◦  The WHEN statement 
  What are the two types of WHEN statements? 
◦  The GENERATE statement 
  What ‘C’ construct is similar to GENERATE? 
◦  The BLOCK statement 
  What does a simple BLOCK statement do? 
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  Concurrent Programming 
◦  Operators 
  When are logical operators sequential? In general they 
are concurrent unless you place them in a PROCESS 
◦  The WHEN statement 
  What are the two types of WHEN statements? Simple 
WHEN and Selected WHEN 
◦  The GENERATE statement 
  What ‘C’ construct is similar to GENERATE? The LOOP 
◦  The BLOCK statement 
  What does a simple BLOCK statement do? It visually 
partitions code 
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  The Basics 
  IF statement 
  WAIT statement 
  CASE statement 
  LOOP statement 
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  The Basics 
  IF statement 
  WAIT statement 
  CASE statement 
  LOOP statement 
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  Sequential code is also called behavioral code 
  The statements discussed are only allowed 
within a sequential block, like after the 
keyword:  PROCESS 
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ARCHITECTURE Behavioral OF flipflop IS 
BEGIN 
 PROCESS (clock) 
 BEGIN 
  IF(reset = '1') THEN 
  q <= '0'; 
  ELSIF (clock'event and clock = '1') THEN 
   q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
  Our D Flip-Flop it’s a 
good example 
© 2009 O. Adekunle 8 
110
  Example syntax: 
[label:] PROCESS (sensitivity list)  
[VARIABLE name type [range] [:= initial_value;]]  
BEGIN  
(sequential code)  
END PROCESS [label];  
  Coding example: 
ARCHITECTURE Behavioral OF flipflop IS 
BEGIN 
 PROCESS (clock) 
 BEGIN 
  IF (reset = '1') THEN 
       q <= '0'; 
  ELSIF (clock'event and clock = '1') THEN 
       q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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  Example syntax: 
[label:] PROCESS (sensitivity list)  
[VARIABLE name type [range] [:= initial_value;]]  
BEGIN  
(sequential code)  
END PROCESS [label];  
  While Signals are declared in Entity or 
Architecture, variables are only declared in a 
Process 
  Variable can never be global 
  To assign a variable use the “:=“ operator 
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  The Basics 
  IF statement 
  WAIT statement 
  CASE statement 
  LOOP statement 
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  Can only be used in a PROCESS (Along with 
WAIT, CASE, and LOOP) 
  It’s sequential like ‘C’ style IF statement 
  Example syntax: 
IF conditions THEN assignments;  
ELSIF conditions THEN assignments;  
...  
ELSE assignments;  
END IF; 
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  Example code 
ARCHITECTURE Behavioral OF flipflop IS 
BEGIN 
 PROCESS (clock) 
 BEGIN 
  IF (reset = '1') THEN 
       q <= '0'; 
  ELSIF (clock'event and clock = '1') THEN 
       q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
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  “Condition” between 
IF and THEN 
  “Assignments” after 
THEN 
  ELSIF used (without ‘E’ 
as opposed to ELSE IF) 
  END IF concludes IF 
statement 
  The output bit (Q) must be four positive 
clock edges behind the input bit (D) 
  Contains a reset to force all bits to zero 
  How would you implement it with an IF 
statement? 
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D 
CLK 
RST 
CLK 
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CLK 
RST 
Q 
CLK 
RST 
------------------------------- 
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
------------------------------- 
ENTITY shiftreg IS  
 GENERIC (n: INTEGER := 4);  
 -- # of stages  
 PORT (d, clk, rst: IN STD_LOGIC;  
    q: OUT STD_LOGIC);  
END shiftreg;  
----------------------------- 
ARCHITECTURE behavior OF shiftreg IS  
 SIGNAL internal:  
 STD_LOGIC_VECTOR (n-1 DOWNTO 0);  
BEGIN  
 PROCESS (clk, rst)  
 BEGIN  
  IF (rst='1') THEN  
       internal <= (OTHERS => '0');  
  ELSIF (clk'EVENT AND clk='1') THEN  
       internal <= d & 
       internal(internal'LEFT DOWNTO 1);  
  END IF;  
 END PROCESS;  
 q <= internal(0);  
END behavior;  
---------------------------------- 
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Q
CLK 
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------------------------------- 
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
------------------------------- 
ENTITY shiftreg IS  
 GENERIC (n: INTEGER := 4);  
 -- # of stages  
 PORT (d, clk, rst: IN STD_LOGIC;  
    q: OUT STD_LOGIC);  
END shiftreg;  
----------------------------- 
ARCHITECTURE behavior OF shiftreg IS  
 SIGNAL internal:  
 STD_LOGIC_VECTOR (n-1 DOWNTO 0);  
BEGIN  
 PROCESS (clk, rst)  
 BEGIN  
  IF (rst='1') THEN  
       internal <= (OTHERS => '0');  
  ELSIF (clk'EVENT AND clk='1') THEN  
       internal <= d & 
       internal(internal'LEFT DOWNTO 1);  
  END IF;  
 END PROCESS;  
 q <= internal(0);  
END behavior;  
---------------------------------- 
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Remember GENERIC? 
D
CLK 
RST 
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Q
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RST 
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ARCHITECTURE behavior OF shiftreg IS  
 SIGNAL internal:  
 STD_LOGIC_VECTOR (n-1 DOWNTO 0);  
BEGIN  
 PROCESS (clk, rst)  
 BEGIN  
  IF (rst='1') THEN  
       internal <= (OTHERS => '0');  
  ELSIF (clk'EVENT AND clk='1') THEN  
       internal <= d & 
       internal(internal'LEFT DOWNTO 1);  
  END IF;  
 END PROCESS;  
 q <= internal(0);  
END behavior;  
---------------------------------- 
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  What happens to 
internal in ELSIF clause? 
ARCHITECTURE behavior OF shiftreg IS  
 SIGNAL internal:  
 STD_LOGIC_VECTOR (n-1 DOWNTO 0);  
BEGIN  
 PROCESS (clk, rst)  
 BEGIN  
  IF (rst='1') THEN  
       internal <= (OTHERS => '0');  
  ELSIF (clk'EVENT AND clk='1') THEN  
       internal <= d & 
       internal(internal'LEFT DOWNTO 1);  
  END IF;  
 END PROCESS;  
 q <= internal(0);  
END behavior;  
---------------------------------- 
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Q
CLK 
RST 
  What happens to 
internal in ELSIF clause? 
  It becomes D 
concatenated with the 
left 3 logic values. 
ARCHITECTURE behavior OF shiftreg IS  
 SIGNAL internal:  
 STD_LOGIC_VECTOR (n-1 DOWNTO 0);  
BEGIN  
 PROCESS (clk, rst)  
 BEGIN  
  IF (rst='1') THEN  
       internal <= (OTHERS => '0');  
  ELSIF (clk'EVENT AND clk='1') THEN  
       internal <= d & 
       internal(internal'LEFT DOWNTO 1);  
  END IF;  
 END PROCESS;  
 q <= internal(0);  
END behavior;  
---------------------------------- 
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  The Basics 
  IF statement 
  WAIT statement 
  CASE statement 
  LOOP statement 
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  Similar to IF statement 
  Must be used in a PROCESS but PROCESS 
CANNOT HAVE a sensitivity list 
  There are three forms of WAIT statement 
◦  WAIT UNTIL 
◦  WAIT ON 
◦  WAIT FOR 
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  Accepts only one signal 
◦  More appropriate for synchronous code – Why? 
  Must be the first statement of the PROCESS, 
when  IF, CASE, or LOOP are used  
  Example Syntax: 
◦  WAIT UNTIL signal_condition; 
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  Example Syntax: 
◦  WAIT UNTIL signal_condition; 
  Example Code: 
PROCESS -- no sensitivity list  
BEGIN  
 WAIT UNTIL (clk'EVENT AND clk='1');  
 IF (rst='1') THEN  
  output <= "00000000";  
 ELSIF (clk'EVENT AND clk='1') THEN  
  output <= input;  
 END IF;  
END PROCESS;  
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  Accepts multiple signals 
  PROCESS is put on hold until any of the 
signals change 
  Example Syntax: 
◦  WAIT ON signal1 [, signal2, ... ]; 
24 © 2009 O. Adekunle 
114
  Example Syntax: 
◦  WAIT ON signal1 [, signal2, ... ]; 
  Example Code: 
PROCESS  
BEGIN  
 WAIT ON clk, rst;  
 IF (rst='1') THEN  
  output <= "00000000";  
 ELSIF (clk'EVENT AND clk='1') THEN  
  output <= input;  
 END IF;  
END PROCESS;  
25 © 2009 O. Adekunle 
  As seen in tutorial, it is used for simulation 
testbenches 
  Example syntax: 
◦  WAIT FOR time; 
  Example code: 
WAIT FOR 5ns; 
d <= ‘1’; 
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ARCHITECTURE dff OF dff IS  
BEGIN  
 PROCESS  
 BEGIN  
 WAIT UNTIL clk;  
      IF (rst='1') THEN  
  q <= '0';  
      ELSIF (clk'EVENT AND clk='1') THEN  
  q <= d;  
      END IF; 
 END PROCESS;  
END dff; 
------------------------------------ 
ARCHITECTURE Behavioral OF flipflop IS 
BEGIN 
 PROCESS (clk) 
 BEGIN 
  IF (rst = '1') THEN 
       q <= '0'; 
  ELSIF (clk'event and clk = '1') THEN 
       q <= d;  
  END IF; 
 END PROCESS; 
END Behavioral; 
--------------------------------- 
  Differences? 
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  The Basics 
  IF statement 
  WAIT statement 
  CASE statement 
  LOOP statement 
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  Similar to ‘C’ style case statement and 
analogous to the WHEN statement, but 
sequential 
  All permutations must be tested 
  “NULL” keyword used as opposed to 
“UNAFFECTED” 
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  Example syntax: 
CASE identifier IS 
WHEN value => assignments;  
WHEN value => assignments;  
...  
END CASE;  
  Example code: 
CASE control IS  
 WHEN "00" => x<=a; y<=b;  
 WHEN "01" => x<=b; y<=c;  
 WHEN OTHERS => NULL;  
END CASE;  
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  Like WHEN, CASE can take the three forms 
below: 
WHEN value    -- single value  
WHEN value1 to value2 -- range, for enumerated  
               -- data types only  
WHEN value1 | value2 |...  -- value1 or value2 or ...  
  Can other statements be equivalent to CASE 
statement? 
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---- With CASE: ------------  
CASE sel IS  
 WHEN "00" => x<=a;  
 WHEN "01" => x<=b;  
 WHEN "10" => x<=c;  
 WHEN OTHERS => x<=d;  
END CASE;  
------------------------------------ 
 Must test all 
permutations 
---- With IF: --------------  
IF (sel="00") THEN x<=a;  
ELSIF (sel="01") THEN x<=b;  
ELSIF (sel="10") THEN x<=c;  
ELSE x<=d;  
--------------------------------- 
  Other differences? 
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---- With CASE: ----------------  
CASE sel IS  
     WHEN "000" => x<=a;  
     WHEN "001" => x<=b;  
     WHEN "010" => x<=c;  
     WHEN OTHERS => NULL;  
END CASE; 
--------------------------------  
 Must test all 
permutations 
---- With WHEN: ----------------  
WITH sel SELECT  
x <=   a WHEN "000",  
     b WHEN "001”, 
     c WHEN "010”, 
     UNAFFECTED WHEN OTHERS;  
------------------------------------ 
  Other differences? 
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WHEN CASE 
Statement type Concurrent  Sequential  
Usage Only outside 
PROCESSES 
Only inside 
PROCESSES,  
All permutations must 
be tested 
Yes for WITH/SELECT/
WHEN  
Yes  
Max. # of assignments 
per test  
1  Any  
No-action keyword UNAFFECTED  NULL  
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  The Basics 
  IF statement 
  WAIT statement 
  CASE statement 
  LOOP statement 
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  Similar to ‘C’ style Loop. 
  As such there multiple forms and keywords 
used: 
◦  FOR/LOOP 
◦  WHILE/LOOP 
◦  EXIT 
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  Used a fixed number of times like ‘C’ For 
Loop 
  Example syntax: 
[label:] FOR identifier IN range LOOP  
 (sequential statements)  
END LOOP [label];  
  Code Example: 
FOR i IN 0 TO 5 LOOP  
 x(i) <= enable AND w(i+2);  
 y(i) <= w(i);  
END LOOP;  
  INDEXES must be static! 
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  Synthesizable Code Example: 
FOR i IN 0 TO 5 LOOP  
 x(i) <= enable AND w(i+2);  
 y(i) <= w(i);  
END LOOP;  
  Non-synthesizable Code Example - Why? 
FOR i IN 0 TO choice LOOP  
 x(i) <= enable AND w(i+2);  
 y(i) <= w(i);  
END LOOP;  
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  Like ‘C’ style, it’s repeated until a condition 
holds 
  Example syntax: 
[label:] WHILE condition LOOP  
 (sequential statements)  
END LOOP [label];  
  Example code: 
WHILE (i < 10) LOOP  
WAIT UNTIL clk'EVENT AND clk='1';  
(other statements)  
END LOOP;  
  As in ‘C’, it’s important that a loop ends  
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  Used to leave a loop 
  Similar to the ‘C’ style break command 
  Example syntax: 
[label:] EXIT [label] [WHEN condition]; 
  Example code: 
FOR i IN data'RANGE LOOP  
 CASE data(i) IS  
  WHEN '0' => count:=count+1;  
  WHEN OTHERS => EXIT;  
 END CASE;  
END LOOP;  
  Leaves loop when? 
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  Used to leave a in a loop 
  Similar to the ‘C’ style break command 
  Example syntax: 
[label:] EXIT [label] [WHEN condition]; 
  Example code: 
FOR i IN data'RANGE LOOP  
 CASE data(i) IS  
  WHEN '0' => count:=count+1;  
  WHEN OTHERS => EXIT;  
 END CASE;  
END LOOP;  
  Leaves loop when? data(i) is not ‘0’ or 
data’RANGE is reached 
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  Circuit shifts by 1 or 0 
  All multiplexors share 
same select and shift 
  How do we implement 
what we learned? 
inp(0) 
shift 
MUX 
MUX 
MUX 
MUX 
MUX 
MUX 
MUX 
MUX 
‘0’ 
inp(1) 
inp(2) 
inp(3) 
inp(4) 
inp(5) 
inp(6) 
inp(6) 
outp(0) 
outp(1) 
outp(2) 
outp(3) 
outp(4) 
outp(5) 
outp(6) 
outp(7) 
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ENTITY barrel IS  
 GENERIC (n: INTEGER := 8);  
 PORT ( inp: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);  
          shift: IN INTEGER RANGE 0 TO 1;  
          outp: OUT STD_LOGIC_VECTOR (n-1 DOWNTO 
0));  
 END barrel;  
------------------------------------- 
ARCHITECTURE RTL OF barrel IS  
BEGIN  
 PROCESS (inp, shift)  
 BEGIN  
  IF (shift=0) THEN  
     outp <= inp;  
  ELSE  
     outp(0) <= '0';  
     FOR i IN 1 TO inp'HIGH LOOP  
   outp(i) <= inp(i-1);  
     END LOOP;  
  END IF; 
 END PROCESS;  
END RTL;  
------------------------------------- 
inp(0) 
shift 
MUX 
MUX 
MUX 
MUX 
MUX 
MUX 
MUX 
MUX 
‘0’ 
inp(1) 
inp(2) 
inp(3) 
inp(4) 
inp(5) 
inp(6) 
inp(6) 
outp(0) 
outp(1) 
outp(2) 
outp(3) 
outp(4) 
outp(5) 
outp(6) 
outp(7) 
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  Sequential Programming 
◦  The Basics 
◦  IF statement 
◦  WAIT statement 
◦  CASE statement 
◦  LOOP statement 
  Next Class 
◦  Signals, Variables and State Machines 
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B.6 Lecture #6: Signals, Variables and State Machines
120
Lab Lecture 6 
Signals, Variables and State Machines 
  Sequential Programming 
◦  The Basics 
◦  IF statement 
◦  WAIT statement 
◦  CASE statement 
◦  LOOP statement 
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  CONSTANT 
  SIGNAL 
  VARIABLE 
  State Machines 
◦  Sequential 
◦  Combinational 
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  CONSTANT 
  SIGNAL 
  VARIABLE 
  State Machines 
◦  Sequential 
◦  Combinational 
  State Machine utilizing Stored output 
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  Establishes static, default values, similar to 
‘C’ style constants. 
  Can be declared in ENTITY, or 
ARCHITECTURE, or PACKAGE (here truly 
global) 
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  Example of syntax: 
 CONSTANT name : type := value; 
  Example of code: 
 CONSTANT set_bit : BIT := '1’; 
 CONSTANT max_time: integer:= 100; 
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  CONSTANT 
  SIGNAL 
  VARIABLE 
  State Machines 
◦  Sequential 
◦  Combinational 
  State Machine utilizing Stored output 
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  Passes values in/out of circuit and internal 
units 
  Represents “wires” or PORTS in hardware. 
  All PORTS of and ENTITY are signals by 
default. 
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  Example of syntax: 
SIGNAL name : type [range] [:= initial_value]; 
  Example of code (of which we’ve seen many): 
 SIGNAL control: BIT := '0';  
 SIGNAL count: INTEGER RANGE 0 TO 100;  
 SIGNAL y: STD_LOGIC_VECTOR (7 DOWNTO 0); 
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  CONSTANT 
  SIGNAL 
  VARIABLE 
  State Machines 
◦  Sequential 
◦  Combinational 
  State Machine utilizing Stored output 
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  A special modeling technique for sequential logic 
circuits. 
   It is advisable in systems whose tasks constitute a 
well-structured list so all states can be easily 
enumerated.  
  Most FSM will have a user-defined enumerated data 
type with a list of all possible system states. 
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Combinational  
logic 
Sequential 
logic 
input 
pr_state nx_state 
output 
clock 
reset 
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  Output of the circuit depends only on the 
current inputs 
  Doesn’t require storage elements or time 
elements 
  Two Inputs 
◦  input 
◦  pr_state (or present state) 
  Two Outputs 
◦  output 
◦  nx_state (or next state) 
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Combinational  
logic 
input output 
pr_state nx_state 
  All flip-flops are here so it requires: 
◦  clock and reset 
  This is the portion in a PROCESS 
  Makes the next state become the new present 
state. 
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Sequential 
logic 
nx_state pr_state 
reset 
clock 
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Combinational  
logic 
Sequential 
logic 
input 
pr_state nx_state 
output 
clock 
reset 
•  Side:  Moore  
Means there is no 
Input that effects 
the next state. 
•  Lets look at the 
Sequential design 
more in detail 
  A typical design template for the lower 
section: 
PROCESS (clock)  
BEGIN  
 IF (reset='1') THEN  
      pr_state <= state0;  
 ELSIF (clock'EVENT AND clock='1') THEN  
      pr_state <= nx_state;  
 END IF;  
END PROCESS;  
  A very straightforward translation 
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Sequential 
logic 
nx_state pr_state 
reset 
clock 
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  A design template for the upper section: 
 PROCESS (input, pr_state)  
 BEGIN  
      CASE pr_state IS  
  WHEN state0 =>  
       IF (input = ...) THEN  
            output <= <value>;  
            nx_state <= state1;  
       ELSE ...  
       END IF;  
  WHEN state1 =>  
       IF (input = ...) THEN  
            output <= <value>;  
            nx_state <= state2;  
       ELSE ...  
       END IF;  
  ...  
      END CASE; 
  END PROCESS; 
   This can also be non-sequential 
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Combinational  
logic 
input output 
pr_state nx_state 
Must list transition  
For each state 
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-------------------------------------------------  
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
-------------------------------------------------  
ENTITY counter IS  
PORT (  clk, rst: IN STD_LOGIC;  
  count: OUT STD_LOGIC_VECTOR (3 DOWNTO 0));  
END counter;  
-------------------------------------------------  
 ARCHITECTURE state_machine OF counter IS  
  TYPE state IS (zero, one, two, three, four,  
       five, six, seven, eight, nine);  
  SIGNAL pr_state, nx_state: state;  
 BEGIN  
-- Then we define the sequential and combinational sections. 
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  Just follow the suggested template 
PROCESS ( clk) 
BEGIN  
 IF (rst='1') THEN  
      pr_state <= zero;  
 ELSIF (clk'EVENT AND clk='1') THEN 
    pr_state <= nx_state; 
 END IF;  
END PROCESS;  
© 2009 O. Adekunle  
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  Define each state to follow example 
PROCESS (pr_state)  
BEGIN  
 CASE pr_state IS  
  WHEN zero =>  
       count <= "0000";  
       nx_state <= one;  
  WHEN one =>  
       count <= "0001";  
       nx_state <= two;  
  WHEN two=>  
       count <= "0010";  
       nx_state <= three;  
  … 
  END CASE; 
END PROCESS; 
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  CONSTANT 
  SIGNAL 
  VARIABLE 
  State Machines 
◦  Sequential 
◦  Combinational 
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  Signals & Variables and State Machines 
◦  CONSTANT 
◦  SIGNAL 
◦  VARIABLE 
◦  State Machines 
  Sequential 
  Combinational 
  Next Class 
◦  Serial Communication 
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  CONSTANT 
  SIGNAL 
  VARIABLE 
  State Machines 
◦  Sequential 
◦  Combinational 
  State Machine utilizing Stored output 
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  It only represents local info (value can’t pass 
be out), unlike CONSTANT and SIGNAL 
  It can only be used in sequential code (like in 
a PROCESS) 
   Variable assignment are immediate and 
result can be used in next line of code (like 
normal ‘C’ style assignments). 
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  Example of syntax: 
VARIABLE name : type [range] [:= init_value]; 
  Example of code: 
 VARIABLE control: BIT := '0';  
 VARIABLE count: INTEGER RANGE 0 TO 100; VARIABLE y: 
 STD_LOGIC_VECTOR (7 DOWNTO 0) := "10001000"; 
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SIGNAL VARIABLE  
Assignment <= := 
Utility Represents circuit interconnects 
(wires) 
Represents local 
information  
Scope Can be global (seen by entire code)  Local (visible only inside 
the corresponding 
PROCESS)  
Behavior Update is not immediate in sequential 
code (new value generally only 
available at the conclusion of the 
PROCESS)  
Updated immediately 
(new value can be used in 
the next line of code)  
Usage  In a PACKAGE, ENTITY, or 
ARCHITECTURE. In an ENTITY, all 
PORTS are SIGNALS by default  
Only in sequential code, 
that is, in a PROCESS  
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B.7 Lecture #7: UPPAAL
128
Introduction to Cyberphysical 
Systems 
Lab Lecture 7 
UPPAAL 
Original presented by: 
Andreas Hadiyono, Arrummaisha Adrifina, Harya Iswara Aditya 
Wibowo, and Juwita Utami Putri 
http://amutiara.staff.gunadarma.ac.id/Downloads/files/6253/uppaal_present_final.ppt 
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Outline 
•  Introduction 
•  Features and Interface 
•  Design Model 
•  Variable and Declarations 
•  Verifier 
•  Software Development 
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Introduction 
•  UPPAAL is an integrated tool environment for modeling, 
simulation and verification of real time system modeled 
as network of timed automata. 
•  The first prototype of UPPAAL named TAB, was 
developed at Uppsala University in 1993 by Wang Yi et 
al. 
•  In 1995, Aalborg University was joined the development 
and then TAB was renamed UPPAAL with UPP standing 
for Uppsala and AAL for Aalborg. 
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Introduction – Cont 
•  It serves as a modeling or design language to 
describe system behavior as networks of 
automata extended with clock and data variables. 
•  It used to make a simulation of the system and 
check if there is an error in the system. 
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Outline 
•  Introduction 
•  Features and Interface 
•  Design Model 
•  Variable and Declarations 
•  Verifier 
•  Software Development 
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UPPAAL’s Features 
•  A graphical interface allowing networks of timed 
automata to be defined by drawing. 
•  An automatic compilation of the graphical 
definition into a textual format used by the 
model-checker, thus supporting the important 
principle “what you see is what your verify”. 
•  Compilation of certain types of hybrid automata 
into ordinary timed automata. 
•  In case verification of a particular real-time 
system fails, a diagnostic trace is automatically 
reported by uppaal. 
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UPPAAL Architecture 
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UPPAAL - Editor (Modeller) 
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UPPAAL - Simulator 
© 2009 Modified by O. Adekunle 
UPPAAL - Verifier 
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Outline 
•  Introduction 
•  Features and Interface 
•  Design Model 
–  Locations 
–  Edges 
–  Nail 
•  Variable and Declarations 
•  Verifier 
•  Software Development 
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 The control nodes of an Uppaal process. 
1.  Initial Locations 
 The beginning of the process. Each template must have exactly one 
initial location. The initial location is marked by a double circle. 
2.  Urgent Locations 
 Urgent locations freeze time. This forces the actual process to 
always make a transition without any delay. It also resets the clock.  
3.  Committed Locations 
 Like urgent locations, committed locations freeze time. Furthermore, if 
any process is in a committed location, the next transition must involve 
an edge from one of the committed locations. 
Locations 
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Invariant 
•  Express condition at location on the value of clocks and 
integer variable that must be satisfied for the transition to 
be taken. 
•  It is side-effect free, type correct, and evaluates to 
boolean 
•  Only clock variables, integer variables, constants are 
referenced (or arrays of such) 
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Edges 
= Line between two control nodes (locations). 
Edges are annotated with selections, guards, synchronisations and updates. 
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Edges - Cont 
1. Selections 
Selections non-deterministically bind a given identifier to 
a value in a given range. 
2. Guards 
•  Express condition at edge on the value of clocks and 
integer variable that must be satisfied for the transition 
to be taken. 
•  It is side-effect free, type correct, and evaluates to 
boolean 
• Only clock variables, integer variables, constants are 
referenced (or arrays of such) 
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Edges - Cont 
3. Synchronisations  
Synchronisation means that two processes change 
location in one simulation step. Synchronisation is done 
with (or via) channels. To synchronize two processes, the 
synchronisation labeled with the channel variable that has 
been declared before, followed by “!” for one of them and 
“?” for the other. 
 4. Updates 
When executed, the update expression of the edge is 
evaluated. The side effect of this expression changes the 
state of the system. 
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Nail 
–  It is a vertex on an edge that is used to make an edge 
bending (for drawing only). 
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Outline 
•  Introduction 
•  Features and Interface 
•  Design Model 
–  Locations 
–  Edges 
–  Nail 
•  Variable and Declarations 
•  Verifier 
•  Software Development 
•  Example 
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Variable 
Generally, there are 4 variable types in Uppaal 
•  Integer 
•  Bool 
•  Clock 
•  Channel New types in Uppaal 
Same types with C and C++ 
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Integer 
•  The range is -32768….32767 
•  For coding practice we will prefix all integer 
variables with “int_” 
•  Ex: int_a 
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Boolean 
•  Variable Bool types in Uppaal as same as bool in C 
or C++. 
•  There are 2 types of Bool Variable: 
–  True 
–  False 
•  For coding practice we will prefix all boolean 
variables with “bool_” 
•  Ex: bool_a 
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Clocks 
•  Used to arrange schedule process in processor. 
•  Declared with the keyword clock. 
•  For coding practice we will prefix all clock 
variables with “clk_” 
•  Ex: clk_a 
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Channel 
•  Used to synchronize two processes. 
•  Declared with the keyword chan. 
•  This is done by annotating edges in the model with 
synchronisation labels. 
•  For coding practice we will prefix all regular 
channel variables with  
–  “chan_” 
–  “bchan_” [broadcast channel] 
–  “uchan_” [urgent channel]  
•  Ex: chan_a 
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Urgent Channels 
•  When a channel is declared as an Urgent 
Channel, synchronization via that channel has 
priority over normal channels and the transition 
must be taken without delay. 
•  Declared with the keyword urgent chan. 
•  No clock guard allowed on transitions with urgent 
actions. 
•  Invariants and data-variable guards are allowed. 
•  Ex: uchan_a 
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Broadcast channel 
•  Broadcast channels allow 1-to-many 
synchronisations. If there is no receiver it still 
broadcast. 
•  The intuition is that an edge with synchronisation 
label e! emits a broadcast on the channel e and 
that any enabled edge with synchronisation label 
e? will synchronise with the emitting process. 
•  Ex: bchan_a  
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Declaration in Uppaal 
Integer 
•  int int_num1, int_num2; 
   two integer variables “int_num1” and “int_num2” with default domain. 
•  int[0,100] int_a; // different from C/C++ 
an integer variable “int_a” with the range 0 to 100.  
•  int int_a[2][3]; 
 a multidimensional integer array. 
•  int[0,5] int_b=0; 
  an integer variable with the range 0 to 5 initialized to 0.  
The syntax used for declarations in UPPAAL is similar to 
the syntax used in the C programming language. 
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Declaration in Uppaal - Cont 
Boolean 
  bool bool_yes = true; 
 a boolean variable “bool_yes” initialize to true. 
  bool bool_b[8], bool_c[4]; 
two boolean arrays bool_b and bool_c, with 8 and 4 elements 
respectively. 
Const 
•  const int cint_a = 1; 
constant “cint_a” with value 1 of type integer. 
•  const bool cbool_No = false; 
 constant “cbool_No” with value false of type boolean. 
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Declaration in Uppaal - Cont 
Clock 
•  clock clk_x, clk_y; 
two clocks clk_x and clk_y. 
Channel 
•  chan chan_d; 
a channel. 
•  urgent chan uchan_a, uchan_b , uchan_c; 
 urgent channel. 
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APPENDIX C
ON-LINE LEARNING
Just as the material in this curriculum strives to maintain pace with current
technology and trends in industry, it would be helpful for the presentation of
this material to also maintain pace with the current technology and trends in
education. One such trend is the implementation of an on-line curriculum.
To this end, each institution may have differing expectations of an on-
line course, but based on Parkland College’s online certification [18], there
are three basic areas in which an instructor must be able to excel. And
this facilitates a learning environment for the student, in any institution.
These three areas are course engagement, content delivery, and course ad-
ministration. This appendix outlines some of the things needed in order to
successfully execute the on-line course.
In terms of course engagement, a student would need to be given the
opportunity to communicate with another student in the course related to
course projects. This could be done using email and online chat features that
would be put into place to facilitate communication about aspects of each
lab assignment. Requiring students to work in groups would encourage them
to communicate in this way. In addition, communication from an instructor,
with timely feedback on assignments and/or questions, would be required.
In regards to content delivery, using the lectures that are already provided,
with either additional audio, video, or text notes, would give the students
enough information to learn the material in the course. This should also be
sufficient in equipping them with the skills to perform the course assignments.
However, with the nature of the course to include a specific FPGA, it may
be difficult for the student to grasp the physical realization portion of the
lab.
Much of the the lab can be performed in a simulation environment, but
the physical realization would need to be performed on a physical board.
There are three ways in which this could be performed. One would be re-
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mote connection to the physical board and a web camera for the students to
physically see the implementation on the board. Another way would be to
record exhaustive videos of error traces. Once recorded, students should be
able to send their input; a simulator would analyze it and then the students
would see a video of the expected output. This would be a nontrivial process
because it may be unfeasible to record all of the error traces. In addition,
the final project requires communication between two separate components.
It would be difficult for the student to gain access to the simulated hard-
ware component that he or she has created and set up inputs and outputs
to another simulation.
Therefore, the most feasible situation would be to have a hybrid course. In
that sense the student would mostly be receiving materials and instruction
on-line, and then given the opportunity to come to a physical lab for the
physical testing.
Based upon the three options above, there may be different modes for
course administration. It would take extensive time to create the videos and
additional material during the first time the course occurs; however if it is
possible to create them then, the administration would be similar to that of
other on-line courses. In the best situation, where a hybrid approach is used,
there would still need to be an instructor to maintain the lab. In summary,
it may not be entirely possible for this course curriculum to be implemented
as a completely on-line course; however, a hybrid approach would definitely
be an appealing alternative.
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